

Lecture #33

OUTLINE

- **IC Fabrication Technology**
 - Doping
 - Oxidation
 - Thin-film deposition
 - Lithography
 - Etch

Reading (Rabaey *et al.*)

- Chapter 2.1-2.2

Integrated Circuit Fabrication

Goal:

Mass fabrication (*i.e.* simultaneous fabrication) of many “chips”, each a circuit (e.g. a microprocessor or memory chip) containing millions or billions of transistors

Method:



Lay down thin films of semiconductors, metals and insulators and pattern each layer with a process much like printing (lithography).

Materials used in a basic CMOS integrated circuit:

- Si substrate – selectively doped in various regions
- SiO₂ insulator
- Polycrystalline silicon – used for the gate electrodes
- Metal contacts and wiring

Si Substrates (Wafers)

Crystals are grown from a melt in boules (cylinders) with specified dopant concentrations. They are ground perfectly round and oriented (a “flat” or “notch” is ground along the boule) and then sliced like baloney into wafers. The wafers are then polished.



“notch” indicates crystal orientation



Typical wafer cost: \$50

Sizes: 150 mm, 200 mm, 300 mm diameter

Adding Dopants into Si

Suppose we have a wafer of Si which is p-type and we want to change the surface to n-type. The way in which this is done is by **ion implantation**. Dopant ions are shot out of an “ion gun” called an *ion implanter*, into the surface of the wafer.

Eaton HE3 High-Energy Implanter, showing the ion beam hitting the end-station



Typical implant energies are in the range 1-200 keV. After the ion implantation, the wafers are heated to a high temperature (~1000°C). This “annealing” step heals the damage and causes the implanted dopant atoms to move into substitutional lattice sites.


Ion Implanter

e.g. AsH₃ gaseous source

As⁺, AsH⁺, H⁺, AsH₂⁺

analyzer magnet



$$\vec{F} = q(\vec{v} \times \vec{B})$$



Energy: 1 to 200 keV
Dose: 10¹¹ to 10¹⁶/cm²
Inaccuracy of dose: <0.5%
Nonuniformity: <1%
Throughput: ~60 wafers/hr

Dopant Diffusion

- The implanted depth-profile of dopant atoms is peaked.



- In order to achieve a more uniform dopant profile, high-temperature annealing is used to diffuse the dopants
- Dopants can also be directly introduced into the surface of a wafer by diffusion (rather than by ion implantation) from a dopant-containing ambient or doped solid source


Formation of Insulating Films

- The favored insulator is pure silicon dioxide (SiO_2).
- A SiO_2 film can be formed by one of two methods:
 1. Oxidation of Si at high temperature in O_2 or steam ambient
 2. Deposition of a silicon dioxide film


ASM A412
batch
oxidation
furnace




Applied Materials low-
pressure chemical-vapor
deposition (CVD) chamber



Thermal Oxidation




- **Temperature range:**
 - 700°C to 1100°C
- **Process:**
 - O_2 or H_2O diffuses through SiO_2 and reacts with Si at the interface to form more SiO_2
- **1 μm of SiO_2 formed consumes $\sim 0.5 \mu\text{m}$ of Si**



Example: Thermal Oxidation of Silicon

Silicon wafer, 100 μm thick

Thermal oxidation grows SiO_2 on Si, but it consumes Si, so the wafer gets thinner. Suppose we grow 1 μm of oxide:



Effect of Oxidation Rate Dependence on Thickness

- The thermal oxidation rate slows with oxide thickness.

Consider a Si wafer with a patterned oxide layer:

SiO_2 thickness = 1 μm

Si

Now suppose we grow 0.1 μm of SiO_2 :


SiO_2 thickness = 1.02 μm

Note the 0.04 μm step in the Si surface!


SiO_2 thickness = 0.1 μm

Selective Oxidation Techniques



Window Oxidation




Local Oxidation (LOCOS)



Chemical Vapor Deposition (CVD) of SiO_2



- **Temperature range:**
 - 350°C to 450°C for silane
 - ~700°C for TEOS
- **Process:**
 - Precursor gases dissociate at the wafer surface to form SiO_2
 - No Si on the wafer surface is consumed
- **Film thickness is controlled by the deposition time**





Chemical Vapor Deposition (CVD) of Si

Polycrystalline silicon ("poly-Si"):

Like SiO_2 , Si can be deposited by **Chemical Vapor Deposition**:

- Wafer is heated to $\sim 600^\circ\text{C}$
- Silicon-containing gas (SiH_4) is injected into the furnace:




Properties:

- sheet resistance (heavily doped, $0.5 \mu\text{m}$ thick) = $20 \Omega/\square$
- can withstand high-temperature anneals \rightarrow **major advantage**

Physical Vapor Deposition ("Sputtering")

Used to deposit Al films:

Highly energetic argon ions batter the surface of a metal target, knocking atoms loose, which then land on the surface of the wafer



Sometimes the substrate is heated, to $\sim 300^\circ\text{C}$

Gas pressure: 1 to 10 mTorr


Deposition rate $\propto I \cdot S$

\nwarrow ion current

\swarrow sputtering yield

Patterning the Layers

Planar processing consists of a sequence of **additive** and **subtractive** steps with **lateral patterning**




Lithography refers to the process of transferring a pattern to the surface of the wafer

Equipment, materials, and processes needed:


- A mask (for each layer to be patterned) with the desired pattern
- A light-sensitive material (called **photoresist**) covering the wafer so as to receive the pattern
- A light source and method of projecting the image of the mask onto the photoresist ("*printer*" or "*projection stepper*" or "*projection scanner*")
- A method of "developing" the photoresist, that is selectively removing it from the regions where it was exposed

The Photo-Lithographic Process




Photoresist Exposure

- A glass mask with a black/clear pattern is used to expose a wafer coated with $\sim 1 \mu\text{m}$ thick photoresist




Areas exposed to UV light are susceptible to chemical removal

Exposure using "Stepper" Tool



Commercial Stepper Tool (ASM Lithography)




EECS40, Fall 2003

Lecture 33, Slide 19

Prof. King

Photoresist Development

- Solutions with high pH dissolve the areas which were exposed to UV light; unexposed areas are not dissolved




EECS40, Fall 2003

Lecture 33, Slide 20

Prof. King


Lithography Example

- Mask pattern (on glass plate)
- Look at cuts (cross sections) at various planes (A-A and B-B)




“A-A” Cross-Section

The resist is exposed in the ranges $0 < x < 2 \mu\text{m}$ & $3 < x < 5 \mu\text{m}$:




The resist will dissolve in high pH solutions wherever it was exposed:



“B-B” Cross-Section


The photoresist is exposed in the ranges $0 < x < 5 \mu\text{m}$:



Pattern Transfer by Etching

In order to transfer the photoresist pattern to an underlying film, we need a “subtractive” process that removes the film, ideally with minimal change in the pattern and with minimal removal of the underlying material(s)

→ **Selective etch processes (using plasma or aqueous chemistry) have been developed for most IC materials**



Jargon for this entire sequence of process steps: “pattern using XX mask”