




Chip Layout:



Device Sizes:

Layout dimensions are in micrometers ($1 \mu\text{m} = 1 \text{micrometer}$). All contact holes are $5 \mu\text{m} \times 5 \mu\text{m}$. Metal pads are $100 \mu\text{m} \times 100 \mu\text{m}$. The devices are listed below by device number:

1a) [Resolution Test Patterns \(1 per mask\):](#)

Line widths as marked: 2, 3, 4, and $8 \mu\text{m}$

Rails: $10 \mu\text{m}$

1b) [Alignment Marks and Verniers:](#)

Vernier steps: $0.2 \mu\text{m}$

2a) [Diffused Resistor:](#)

20 squares ($L = 200 \mu\text{m}$, $W = 10 \mu\text{m}$)

2b) [Poly Resistor:](#)

20 squares ($L = 200 \mu\text{m}$, $W = 10 \mu\text{m}$)

2c) [Metal-to-Diffusion Contact Chain:](#)

14 contacts. Diffused segments: $L = 150 \mu\text{m} \times W = 50 \mu\text{m}$

2d) [Metal-to-Poly Contact Chain:](#)

14 contacts. Diffused segments: $L = 150 \mu\text{m} \times W = 50 \mu\text{m}$

3) [Field Oxide Capacitor:](#)

Top Metal Plate: $200 \mu\text{m} \times 200 \mu\text{m}$

4) [Gate Oxide Capacitor:](#)

Active Area: $200 \mu\text{m} \times 200 \mu\text{m}$

Top Plate (poly): $240 \mu\text{m} \times 240 \mu\text{m}$

Metal Contact Pad (not including metal-poly overlap): $95 \mu\text{m} \times 240 \mu\text{m}$

5) [Intermediate Oxide Capacitor:](#)

Top Metal Plate: $200 \mu\text{m} \times 200 \mu\text{m}$

6a) [Junction Capacitor:](#)

Active Area: $300 \mu\text{m} \times 140 \mu\text{m}$

6b) [Long Periphery Junction Capacitor:](#)

Center of Active Area: $300 \mu\text{m} \times 140 \mu\text{m}$

Fins: $150 \mu\text{m} \times 20 \mu\text{m}$

7) [Diode:](#)

Active Area: $50 \mu\text{m} \times 50 \mu\text{m}$

8) [MOSFETs of various lengths:](#)

$W/L = 15/4, 15/6, 15/8, 15/10 \mu\text{m}$

9) [Long Channel MOSFETs:](#)

$W/L = 10/20, 15/20, 20/20 \mu\text{m}$

10) [Large MOSFET:](#)

$W/L = 100/100 \mu\text{m}$

11) [Field Oxide MOSFET:](#)

$W/L = 100/100 \mu\text{m}$

12) [Circular MOSFET:](#)

$W/L = \sim 560/20 \mu\text{m}$

13) [Lateral BJTs](#)

Base Widths = 5, 7, 9 μm

Emitter Dimensions (Active Area): $50 \mu\text{m} \times 50 \mu\text{m}$

14) [Inverter:](#)

Load: $W/L = 10/20 \mu\text{m}$

Driver: $W/L = 80/10 \mu\text{m}$

15) [NOR Gate:](#)

Load: $W/L = 10/20 \mu\text{m}$

Driver: $W/L = 80/10 \mu\text{m}$

16) [Ring Oscillator \(17 stages + buffer\):](#)

Load: $W/L = 10/20 \mu\text{m}$

Driver: $W/L = 80/10 \mu\text{m}$

For MEMS Layout, check the MEMS Chip Layout Page


[Initials of the designers](#)

Resolution Test Pattern Layout:

1) Resolution Test Patterns (1 per mask):

Line widths as marked: 2, 3, 4, and 8 μm



Rails: 10 μm





Alignment Marks and Vernier Layout

1b) Alignment Marks and Verniers:

Vernier steps: $0.2\ \mu\text{m}$



1b continued




Resistor Layout:

2a) Diffused Resistor:

20 squares ($L = 200 \mu\text{m}$, $W = 10 \mu\text{m}$)

2b) Poly Resistor:

20 squares ($L = 200 \mu\text{m}$, $W = 10 \mu\text{m}$)



Contact Chain Layout:


2c) Metal-to-Diffusion Contact Chain:

14 contacts. Diffused segments: $L = 150 \mu\text{m} \times W = 50 \mu\text{m}$


2d) Metal-to-Poly Contact Chain:

14 contacts. Diffused segments: $L = 150 \mu\text{m} \times W = 50 \mu\text{m}$

2c metal - diff
contact res



2d metal - poly
contact res




Field Oxide Capacitor Layout:

3) Field Oxide Capacitor:

Top Metal Plate: $200\ \mu\text{m} \times 200\ \mu\text{m}$

3 **Field Oxide**



Gate Oxide Capacitor Layout:

4) Gate Oxide Capacitor:


Active Area: $200\ \mu\text{m} \times 200\ \mu\text{m}$

Top Plate (poly): $240\ \mu\text{m} \times 240\ \mu\text{m}$

Metal Contact Pad (not including metal-poly overlap): $95\ \mu\text{m} \times 240\ \mu\text{m}$

4

Gate Oxide




Intermediate Oxide Capacitor Layout:

5) Intermediate Oxide Capacitor:

Top Metal Plate: $200\ \mu\text{m} \times 200\ \mu\text{m}$

5 Intermediate Oxide




Junction Capacitor Layout:

6a) Junction Capacitor:

Active Area: $300\ \mu\text{m} \times 140\ \mu\text{m}$

6a

Diffusion Cap




Long Periphery Junction Capacitor Layout:

6b) Long Periphery Junction Capacitor:

Center of Active Area: $300\ \mu\text{m} \times 140\ \mu\text{m}$


Fins: $150\ \mu\text{m} \times 20\ \mu\text{m}$



Diode Layout:

7) Diode

Active Area: 50 μm x 50 μm




MOSFETs of Various Lengths Layout:


8) MOSFETs of various lengths:

$W/L = 15/4, 15/6, 15/8, 15/10 \mu\text{m}$

8a MOSFET
 $W/L = 15/4 \mu\text{m}$




8b $15/6 \mu\text{m}$




8c

15/8 μm



8d

15/10 μm




Long-Channel MOSFETs of Various Widths Layout:

9) Long Channel MOSFETs:

W/L = 10/20, 15/20, 20/20 μm


9a

MOSFET
W/L = 10/20 μm




9b

15/20 μm



9c

20/20 μm




Large-Area MOSFET Layout:

10) Large MOSFET:

$W/L = 100/100 \mu\text{m}$

10 MOSFET
 $W/L = 100/100 \mu\text{m}$




Field Oxide MOSFET Layout:

11) Field Oxide MOSFET:

W/L = 100/100 μm



FOX
100/100 μm




Circular MOSFET Layout:

12) Circular MOSFET:

W/L = $\sim 560/20 \mu\text{m}$

12 Circular FET





Lateral BJT Layout:


13) Lateral BJT's

Base Widths = 5, 7, 9 μm

Emitter Dimensions (Active Area): 50 μm x 50 μm



13c
BJT
 $x_B = 9\mu\text{m}$




Inverter Layout:

14) Inverter:

Load: $W/L = 10/20 \mu\text{m}$

Driver: $W/L = 80/10 \mu\text{m}$

14 Inverter




NOR Gate Layout:

15) NOR Gate:

Load: $W/L = 10/20 \mu\text{m}$

Driver: $W/L = 80/10 \mu\text{m}$




Ring Oscillator Layout:


16) Ring Oscillator (17 stages + buffer):


Load: $W/L = 10/20 \mu\text{m}$


Driver: $W/L = 80/10 \mu\text{m}$

16 Ring Oscillator 17 gates









Layout Designers

Jack W. Judy
Kirt R. Williams
Katalin Voros
Matt Mathews (MEMS)