


# Crystallographic Planes


Unit cell:




Si lattice constant =  
5.431Å

→  $5 \times 10^{22}$  atoms/cm<sup>3</sup>


View in  $\langle 100 \rangle$   
 direction



View in  $\langle 110 \rangle$   
 direction




View in  $\langle 111 \rangle$   
 direction



# Crystallographic Notation

## Miller Indices

Notation	Interpretation
$(h\ k\ l)$	crystal plane
$\{h\ k\ l\}$	equivalent planes
$[h\ k\ l]$	crystal direction
$\langle h\ k\ l \rangle$	equivalent directions



$h$ : inverse x-intercept


$k$ : inverse y-intercept

$l$ : inverse z-intercept

(Intercept values are in multiples of the lattice constant;  
 $h$ ,  $k$  and  $l$  are reduced to 3 integers having the same ratio.)

Sample direction vectors and their corresponding Miller indices.

# The pn-Junction Diode




A *rectifying contact* is formed between a p-type region and an n-type region

- Large current can flow in the direction from p to n
  - for  $V_d > \sim 0.7$  Volts (Si diode)
- Negligible current flows in the direction from n to p
  - But for large negative  $V_d$ , the junction will eventually break down and conduct a large negative current


# Device Isolation Methods

## (1) pn-junction isolation:

### Cross-Sectional View:




### Top View:




The substrate is biased to ensure that  $V_d$  is always  $\leq 0$  V.

## (2) Oxide isolation:





## (3) Silicon-on-Insulator substrate:





# Electrical Contacts to Si

## (1) Schottky (rectifying) contacts:







Majority carriers cannot move easily from the metal into the n-Si, due to a large potential barrier. For the same metal, this potential barrier is smaller for contacts to p-type Si.



The depth of the depletion region ( $x_d$ ) decreases with increasing dopant concentration. For very high doping,  $x_d$  is small enough ( $<10\text{nm}$ ) to allow quantum tunneling of carriers.



## (2) Tunneling “ohmic” contacts:



# Planar Technology

starting substrate + \*planar processing steps = monolithic integration of multiple devices

**Si wafer**



\*sequence of **additive** and **subtractive** steps with **lateral patterning**

↓  
e.g. oxidation  
deposition  
ion implantation



↓  
e.g. etching

↓  
e.g. lithography




# Process Flow Example #1


## Suspended Beam Array




Doped oxide (PSG) deposition (CVD)  
**(blanket addition)**




Anchor patterning (litho. & etch)  
**(patterned subtraction)**






Poly-Si deposition  
**(blanket addition)**



Poly-Si beam patterning (litho. & etch)  
**(patterned subtraction)**




Selective etch of PSG  
**(blanket subtraction)**

-  Si
-  Phosphosilicate glass
-  Polysilicon


**PSG = PhosphoSilicate Glass  
(mixture of Phosphorus oxide and Silicon Oxide)**

# Process Flow Example #2

## Al contact to n+ Si




# Process Flow Example #2 - cont



Oxide etch (e)


Strip resist, dope through window




Drive-in or implant anneal with oxide growth (g)

Oxide contact cut (h)


# Process Flow Example #2 - cont



Evaporation of Al, application and patterning of resist  
(i)




Aluminium etch  
(j)




Final structure  
(k)

# N-channel MOSFET

## Schematic Cross-Sectional View



## Layout (Top View)



- 4 lithography steps are required:**
- 1. active area**
  - 2. gate electrode**
  - 3. contacts**
  - 4. metal interconnects**

# Process Flow Example #3

## Simple nMOSFET Process Flow


*Read Jaeger (textbook) Chap 1 for narrative description*

1) Thermal oxidation  
(~10 nm “pad oxide”)

2) Silicon-nitride ( $\text{Si}_3\text{N}_4$ )  
deposition by CVD  
(~40nm)

3) Active-area definition  
(lithography & etch)

4) Boron ion implantation  
 (“channel stop” implant)



# Process Flow Example #3 - cont

5) Thermal oxidation to grow oxide in "field regions"


6) Si<sub>3</sub>N<sub>4</sub> & pad oxide removal

7) Thermal oxidation ("gate oxide")


8) Poly-Si deposition by CVD

9) Poly-Si gate-electrode patterning (litho. & etch)

10) P or As ion implantation to form n<sup>+</sup> source and drain regions




(c)



(d)

Top view of masks




# Process Flow Example #3 cont.

11) SiO<sub>2</sub> CVD


12) Contact definition  
(litho. & etch)

13) Al deposition  
by sputtering

14) Al patterning  
by litho. & etch  
to form interconnects




Top view of masks





# Process Flow Example #4

## Hinged Structure




→ *out-of-plane movement*

3 Lithography steps:

- 1) Hinge pattern
- 2) Staple anchor pattern
- 3) Staple pattern

### Top view of masks



- Poly - 1
- Poly - 2
- Contact

### Cross-sectional views

