

# CS 61C: Great Ideas in Computer Architecture (Machine Structures) *Control Implementation*

Instructors:

Randy H. Katz

David A. Patterson

<http://inst.eecs.Berkeley.edu/~cs61c/fa10>

11/1/10

Fall 2010 -- Lecture #27

1

## Agenda


- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation

11/1/10

Fall 2010 -- Lecture #27


2

## Register-Register Timing: One Complete Cycle



## Datapath's Control Signals


- ExtOp: "zero", "sign"
- ALUSrc: 0 ⇒ regB; 1 ⇒ immed
- ALUctr: "ADD", "SUB", "OR"
- MemWr: 1 ⇒ write memory
- MemtoReg: 0 ⇒ ALU; 1 ⇒ Mem
- RegDst: 0 ⇒ "rt"; 1 ⇒ "rd"
- RegWr: 1 ⇒ write register




# Agenda

- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation

## Single Cycle Datapath during Store




- Data Memory  $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




## Single Cycle Datapath during Store

- Data Memory  $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




## Single Cycle Datapath during Branch

- if  $(R[rs] - R[rt]) == 0$  then Zero = 1 ; else Zero = 0




## Single Cycle Datapath during Branch

- if  $(R[rs] - R[rt] == 0)$  then Zero = 1 ; else Zero = 0



## Instruction Fetch Unit at the End of Branch

- if  $(Zero == 1)$  then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$  ; else  $PC = PC + 4$






### Instruction Fetch Unit at the End of Jump

J-type 31 26 25 0 op target address jump


• New PC = { PC[31..28], target address, 00 }



### Instruction Fetch Unit at the End of Jump

J-type 31 26 25 0 op target address jump

• New PC = { PC[31..28], target address, 00 }



## Agenda

- Datapath Control
- **Administrivia**
- Technology Break
- Controller Implementation

11/1/10

Fall 2010 -- Lecture #27

15

## Agenda

- Datapath Control
- Administrivia
- **Technology Break**
- Controller Implementation

11/1/10

Fall 2010 -- Lecture #27

16



## Agenda


- Datapath Control
- Administrivia
- Technology Break
- **Controller Implementation**

11/1/10

Fall 2010 -- Lecture #27

17

## Given Datapath: RTL $\rightarrow$ Control



11/1/10

Fall 2010 -- Lecture #27

18

## Summary of the Control Signals (1/2)

```

inst  Register Transfer
add   R[rd] ← R[rs] + R[rt]; PC ← PC + 4
      ALUSrc=RegB, ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="+4"

sub   R[rd] ← R[rs] - R[rt]; PC ← PC + 4
      ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"

ori   R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4
      ALUSrc=Im, Extop="Z", ALUctr="OR", RegDst=rt, RegWr, nPC_sel="+4"

lw    R[rt] ← MEM[ R[rs] + sign_ext(Imm16)]; PC ← PC + 4
      ALUSrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr,
      nPC_sel = "+4"

sw    MEM[ R[rs] + sign_ext(Imm16)] ← R[rs]; PC ← PC + 4
      ALUSrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"

beq   if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00
      else PC ← PC + 4
      nPC_sel = "br", ALUctr = "SUB"
    
```

11/1/10


Fall 2010 -- Lecture #27

19

## Summary of the Control Signals (2/2)

See Appendix A → **func**  
 → **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
<b>RegDst</b>	1	1	0	0	x	x	x
<b>ALUSrc</b>	0	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	0	1	0	0
<b>nPCsel</b>	0	0	0	0	0	1	?
<b>Jump</b>	0	0	0	0	0	0	1
<b>ExtOp</b>	x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>	Add	Subtract	Or	Add	Add	Subtract	x



11/1/10

Fall 2010 -- Lecture #27

20

## Boolean Expressions for Controller

```

RegDst    = add + sub
ALUSrc    = ori + lw + sw
MemtoReg  = lw
RegWrite  = add + sub + ori + lw
MemWrite  = sw
nPCsel    = beq
Jump      = jump
ExtOp     = lw + sw
ALUctr[0] = sub + beq    (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or

```

Where:

```

rtype = ~op5 • ~op4 • ~op3 • ~op2 • ~op1 • ~op0,
ori    = ~op5 • ~op4 • op3 • op2 • ~op1 • op0
lw     = op5 • ~op4 • ~op3 • ~op2 • op1 • op0
sw     = op5 • ~op4 • op3 • ~op2 • op1 • op0
beq    = ~op5 • ~op4 • ~op3 • op2 • ~op1 • ~op0
jump   = ~op5 • ~op4 • ~op3 • ~op2 • op1 • ~op0

```

```

add = rtype • func5 • ~func4 • ~func3 • ~func2 • ~func1 • ~func0
sub = rtype • func5 • ~func4 • ~func3 • ~func2 • func1 • ~func0

```


11/1/10

Fall 2010 -- Lecture #27

21

How do we  
implement this in  
gates?

## Controller Implementation



11/1/10

Fall 2010 -- Lecture #27

22

## Summary: Single-cycle Processor

- Five steps to design a processor:

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits

