Peer Instruction: True or False
A program tries to load a word X that causes a TLB miss but not a page fault. Which are True or False:
1. A TLB miss means that the page table does not contain a valid mapping for virtual page corresponding to the address X
2. There is no need to look up in the page table because there is no page fault
3. The word that the program is trying to load is present in physical memory.

Motivation for Input/Output
• I/O is how humans interact with computers
• I/O gives computers long-term memory.
• I/O lets computers do amazing things:

• Computer without I/O like a car w/no wheels; great technology, but gets you nowhere

I/O Device Examples and Speeds
• I/O Speed: bytes transferred per second
  (from mouse to Gigabit LAN: 7 orders of magnitude!)

<table>
<thead>
<tr>
<th>Device</th>
<th>Behavior</th>
<th>Partner</th>
<th>Data Rate (KB/sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keyboard</td>
<td>Input</td>
<td>Human</td>
<td>0.01</td>
</tr>
<tr>
<td>Mouse</td>
<td>Input</td>
<td>Human</td>
<td>0.02</td>
</tr>
<tr>
<td>Voice output</td>
<td>Output</td>
<td>Human</td>
<td>5.00</td>
</tr>
<tr>
<td>Floppy disk</td>
<td>Storage</td>
<td>Machine</td>
<td>50.00</td>
</tr>
<tr>
<td>Laser Printer</td>
<td>Output</td>
<td>Human</td>
<td>100.00</td>
</tr>
<tr>
<td>Magnetic Disk</td>
<td>Storage</td>
<td>Machine</td>
<td>10,000.00</td>
</tr>
<tr>
<td>Wireless Network</td>
<td>I/O</td>
<td>Machine</td>
<td>10,000.00</td>
</tr>
<tr>
<td>Graphics Display</td>
<td>Output</td>
<td>Human</td>
<td>30,000.00</td>
</tr>
<tr>
<td>Wired LAN Network</td>
<td>I/O</td>
<td>Machine</td>
<td>125,000.00</td>
</tr>
</tbody>
</table>

When discussing transfer rates, use 10^x

What do we need to make I/O work?
• A way to connect many types of devices
• A way to control these devices, respond to them, and transfer data
• A way to present them to user programs so they are useful

Recall: 5 components of any Computer

Earlier Lectures
Computer Processor (active) Memory (passive) (where programs, data live when running) Datapath ("brawn")

Current Lectures
Keyboard, Mouse Devices Input Disk, Network Devices Output Display, Printer

CS 61C: Great Ideas in Computer Architecture (Machine Structures)
Lecture 37: IO Basics
Instructor: Dan Garcia
http://inst.eecs.Berkeley.edu/~cs61c/
Instruction Set Architecture for I/O

- What must the processor do for I/O?
  - Input: reads a sequence of bytes
  - Output: writes a sequence of bytes
- Some processors have special input and output instructions
- Alternative model (used by MIPS):
  - Use loads for input, stores for output (in small pieces)
  - A portion of the address space dedicated to communication paths to Input or Output devices (no memory there)

Processor-I/O Speed Mismatch

- A 1GHz microprocessor can execute 1 billion load or store instructions per second, or 4,000,000 KB/s data rate
- I/O devices data rates range from 0.01 KB/s to 125,000 KB/s
- Input: device may not be ready to send data as fast as the processor loads it
- Also, might be waiting for human to act
- Output: device not be ready to accept data as fast as processor stores it
- What to do?

Processor Checks Status before Acting

- Path to a device generally has 2 registers:
  - Control Register, says it’s OK to read/write (I/O ready) (think of a flagman on a road)
  - Data Register, contains data
- Processor reads from Control Register in loop, waiting for device to set Ready bit in Control reg (0 ⇒ 1) to say its OK
- Processor then loads from (input) or writes to (output) data register
- Load from or Store into Data Register resets Ready bit (1 ⇒ 0) of Control Register
- This is called “Polling”

I/O Example (polling)

- Input: Read from keyboard into $v0
  - Waitloop:
    1. `lui $t0, 0xffff #ffff0000`
    2. `lw $t1, 0($t0) #control`
    3. `andi $t1, $t1, 0x1`
    4. `beq $t1, $zero, Waitloop`
    5. `lw $v0, 4($t0) #data`
- Output: Write to display from $a0
  - Waitloop:
    1. `lui $t0, 0xffff #ffff0000`
    2. `lw $t1, 8($t0) #control`
    3. `andi $t1, $t1, 0x1`
    4. `beq $t1, $zero, Waitloop`
    5. `sw $a0, 12($t0) #data`

“Ready” bit is from processor's point of view!

Memory Mapped I/O

- Certain addresses are not regular memory
- Instead, they correspond to registers in I/O devices
- Alternative model (used by MIPS):
  - Use loads for input, stores for output (in small pieces)
  - Called Memory Mapped Input/Output
  - A portion of the address space dedicated to communicaHon paths to Input or Output devices (no memory there)

Cost of Polling?

- Assume for a processor with a 1GHz clock it takes 400 clock cycles for a polling operation (call polling routine, accessing the device, and returning). Determine % of processor time for polling
  - Mouse: polled 30 times/sec so as not to miss user movement
  - Floppy disk (Remember those?): transferred data in 2-Byte units and had a data rate of 50 KB/second. No data transfer can be missed.
  - Hard disk: transfers data in 16-Byte chunks and can transfer at 16 MB/second. Again, no transfer can be missed. (we’ll come up with a better way to do this)
% Processor time to poll

- Mouse Polling [clocks/sec]
  \[= 30 \text{ [polls/s]} \times 400 \text{ [clocks/poll]} = 12K \text{ [clocks/s]}\]
- % Processor for polling:
  \[= \frac{12 \times 10^3 \text{ [clocks/s]}}{1 \times 10^9 \text{ [clocks/s]}} = 0.0012\%\]
  \[\Rightarrow\] Polling mouse little impact on processor

% Processor time to poll hard disk

- Frequency of Polling Disk
  \[= \frac{16 \text{ [MB/s]}}{16 \text{ [B/poll]} \times 1 \text{ [polls/s]}} = 1M \text{ [clocks/s]}\]
- Disk Polling, Clocks/sec
  \[= \frac{1M \text{ [polls/s]} \times 400 \text{ [clocks/poll]}}{1M \text{ [clocks/s]}} = 400 \text{ [clocks/s]}\]
- % Processor for polling:
  \[= \frac{400 \times 10^6 \text{ [clocks/s]}}{1 \times 10^9 \text{ [clocks/s]}} = 40\%\]
  \[\Rightarrow\] Unacceptable
  (Polling is only part of the problem – main problem is that accessing in small chunks is inefficient)

What is the alternative to polling?

- Wasteful to have processor spend most of its time “spin-waiting” for I/O to be ready
- Would like an unplanned procedure call that would be invoked only when I/O device is ready
- Solution: use exception mechanism to help I/O. Interrupt program when I/O ready, return when done with data transfer

Peer Instruction

1) A faster CPU will result in faster I/O.
2) Hardware designers handle mouse input with interrupts since it is better than polling in almost all cases.
3) Low-level I/O is actually quite simple, as it’s really only reading and writing bytes.

“And in conclusion…”

- I/O gives computers their 5 senses + long term memory
- I/O speed range is 7 Orders of Magnitude (or more!)
- Processor speed means must synchronize with I/O devices before use
- Polling works, but expensive
  – processor repeatedly queries devices
- Interrupts work, more complex
  – we’ll talk about these next
- I/O control leads to Operating Systems

Memory Management Today

- Reality: Slowdown too great to run much bigger programs than memory
  - Called Thashing
  - Buy more memory or run program on bigger computer or reduce size of problem
- Paging system today still important for
  - Translation (mapping of virtual address to physical address)
  - Protection (permission to access word in memory)
  - Sharing of memory between independent tasks
Impact of Paging on AMAT

• Memory Parameters:
  - L1 cache hit = 1 clock cycles, hit 95% of accesses
  - L2 cache hit = 10 clock cycles, hit 60% of L1 misses
  - DRAM = 200 clock cycles (~100 nanoseconds)
  - Disk = 20,000,000 clock cycles (~10 milliseconds)
• Average Memory Access Time (with no paging):
  - 1 + 5%*10 + 5%*40%*200 = 5.5 clock cycles
• Average Memory Access Time (with paging) =
  - 5.5 (AMAT with no paging) + ?

Impact of TLBs on Performance

• Each TLB miss to Page Table ~ L1 Cache miss
• Page sizes are 4 KB to 8 KB (4 KB on x86)
  - TLB has typically 128 entries
  - Set associative or Fully associative
• TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB:
  - 128 * 4 KB = 512 KB = 0.5 MB!
  - What can you do to have better performance?

Improving TLB Performance

• Have 2 Levels of TLB just like 2 levels of cache instead of going directly to Page Table on L1 TLB miss
• Add larger page size that operating system can use in situations when OS knows that object is big and protection of whole object OK
  - X86 has 4 KB pages + 2 MB and 4 MB “superpages”

Using Large Pages from Application?

• Difficulty is communicating from application to operating system that want to use large pages
• Linux: “Huge pages” via a library file system and memory mapping; beyond 61C
  - See http://lwn.net/Articles/375096/
• Max OS X: no support for applications to do this (OS decides if should use or not)

Address Translation & Protection

• Every instruction and data access needs address translation and protection checks
  - A good VM design needs to be fast (~ one cycle) and space efficient