

# EECS 252 Graduate Computer Architecture

### Lec 7 – Instruction Level Parallelism

David Patterson
Electrical Engineering and Computer Sciences
University of California, Berkeley

http://www.eecs.berkeley.edu/~pattrsn http://vlsi.cs.berkeley.edu/cs252-s06



### **Outline**

- ILP
- Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- (Start) Tomasulo Algorithm
- Conclusion



### **Review from Last Time**

- 4 papers: All about where to draw line between HW and SW
- IBM set foundations for ISAs since 1960s
  - 8-bit byte
  - Byte-addressable memory (as opposed to word-addressable memory)
  - 32-bit words
  - Two's complement arithmetic (but not the first processor)
  - 32-bit (SP) / 64-bit (DP) Floating Point format and registers
  - Commercial use of microcoded CPUs
  - Binary compatibility / computer family
- B5000 very different model: HLL only, stack, Segmented VM
- IBM paper made case for ISAs good for microcoded processors ⇒ leading to CISC
- Berkeley paper made the case for ISAs for pipeline + cache micrprocessors (VLSI) ⇒ leading to RISC
- Who won RISC vs. CISC? VAX is dead. Intel 80x86 on desktop, RISC in embedded, Servers x86 and RISC

2/8/2006 CS252 S06 Lec7 ILP 2



### **Recall from Pipelining Review**

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
  - Ideal pipeline CPI: measure of the maximum performance attainable by the implementation
  - Structural hazards: HW cannot support this combination of instructions
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

2/8/2006 CS252 S06 Lec7 ILP 3 2/8/2006 CS252 S06 Lec7 ILP 4



### **Instruction Level Parallelism**

- Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance
- 2 approaches to exploit ILP:
  - 1) Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power), and
  - 2) Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2)
- Next 4 lectures on this topic

101 (.



### **Instruction-Level Parallelism (ILP)**

- Basic Block (BB) ILP is quite small
  - BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
  - average dynamic branch frequency 15% to 25%
     4 to 7 instructions execute between a pair of branches
  - Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: <u>loop-level parallelism</u> to exploit parallelism among iterations of a loop. E.g.,

for (i=1; i<=
$$1000$$
; i=i+1)  
x[i] = x[i] + y[i];

2/8/2006 CS252 S06 Lec7 ILP 5 2/8/2006 CS252 S06 Lec7 ILP 6



### **Loop-Level Parallelism**

- Exploit loop-level parallelism to parallelism by "unrolling loop" either by
- 1. dynamic via branch prediction or
- 2. static via loop unrolling by compiler (Another way is vectors, to be covered later)
- Determining instruction dependence is critical to Loop Level Parallelism
- If 2 instructions are
  - parallel, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
  - dependent, they are not parallel and must be executed in order, although they may often be partially overlapped



### **Data Dependence and Hazards**

- Instr<sub>j</sub> is data dependent (aka true dependence) on Instr<sub>j</sub>
  - 1. Instr, tries to read operand before Instr, writes it

- 2. or  $Instr_J$  is data dependent on  $Instr_K$  which is dependent on  $Instr_I$
- If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped
- Data dependence in instruction sequence
   ⇒ data dependence in source code ⇒ effect of original data dependence must be preserved
- If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard

2/8/2006 CS252 S06 Lec7 ILP 7 2/8/2006 CS252 S06 Lec7 ILP



### **ILP and Data Dependencies, Hazards**

- HW/SW must preserve program order: order instructions would execute in if executed sequentially as determined by original source program
  - Dependences are a property of programs
- Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline
- Importance of the data dependencies
  - 1) indicates the possibility of a hazard
  - 2) determines order in which results must be calculated
  - sets an upper bound on how much parallelism can possibly be exploited
- HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program

2/8/2006 CS252 S06 Lec7 ILP

### Name Dependence #1: Anti-dependence

- Name dependence: when 2 instructions use same register or memory location, called a name, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Instr, writes operand <u>before</u> Instr, reads it

```
I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1"

 If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard

2/8/2006 CS252 S06 Lec7 ILP 10



### Name Dependence #2: Output dependence

• Instr. writes operand before Instr. writes it.

```
I: sub r1,r4,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1"
- If anti-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard
- Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
  - Register renaming resolves name dependence for regs
  - Either by compiler or by HW



### **Control Dependencies**

 Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order

```
if p1 {
    s1;
};
if p2 {
    s2;
}
```

 S1 is control dependent on p1, and S2 is control dependent on p2 but not on p1.

2/8/2006 CS252 S06 Lec7 ILP 11 2/8/2006 CS252 S06 Lec7 ILP 12



### **Control Dependence Ignored**

- Control dependence need not be preserved
  - willing to execute instructions that should not have been executed, thereby violating the control dependences, if can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are
  - 1) exception behavior and
  - 2) data flow

2/8/2006 CS252 S06 Lec7 ILP

252 S06 Lec7 ILP

### **Exception Behavior**

Preserving exception behavior
 ⇒ any changes in instruction execution order
 must not change how exceptions are raised in
 program

(⇒ no new exceptions)

• Example:

DADDU R2,R3,R4 BEQZ R2,L1 LW R1,0(R2)

L1:

- (Assume branches not delayed)
- Problem with moving LW before BEQZ?



13

### **Data Flow**

- Data flow: actual flow of data values among instructions that produce results and those that consume them
  - branches make flow dynamic, determine which instruction is supplier of data
- Example:

DADDU R1,R2,R3
BEQZ R4,L
DSUBU R1,R5,R6
L: ...
OR R7,R1,R8

• OR depends on DADDU or DSUBU?

Must preserve data flow on execution

2/8/2006

CS252 S06 Lec7 ILP



14

### CS 252 Administrivia

- 1 Page project writeups Due this Sunday
  - students working on the RAMP project should go to 253 Cory or 387
     Soda to update their cardkey access for 125 Cory
  - RAMP Blue meeting today at 3:30 in 6th floor Soda Alcove
- Reading Assignment: Chapter 2 today, Chapter 3 following next Wednesday
  - Try 30 minute discussion after one hour lecture (similar to ISA discussion)
  - Send email to TA by Friday, will be posted on Saturday, review before discussion on Monday
- Paper: "Limits of instruction-level parallelism," by David Wall, Nov 1993
  - Read pages 1-35 (> 1/2 of paper is figures)
  - In your comments, rank in order of importance alias analysis, branch prediction, jump prediction, register renaming, and speculative execution
  - In your comments, mention what are limits to this study of limits of ILP?

2/8/2006 CS252 S06 Lec7 ILP 15 2/8/2006 CS252 S06 Lec7 ILP 16



### **Computers in the News**

Who said this?

2/8/2006

A. Jimmy Carter, 1979 B. Bill Clinton, 1996

C. Al Gore, 2000

D. George W. Bush, 2006

"Again, I'd repeat to you that if we can remain the most competitive nation in the world, it will benefit the worker here in America. People have got to understand, when we talk about spending your taxpayers' money on research and development, there is a correlating benefit, particularly to your children. See, it takes a while for some of the investments that are being made with government dollars to come to market. I don't know if people realize this, but the Internet began as the Defense Department project to improve military communications. In other words, we were trying to figure out how to better communicate, here was research money spent, and as a result of this sound investment, the Internet came to be.

The Internet has changed us. It's changed the



### **Outline**

- ILP
- Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- (Start) Tomasulo Algorithm
- Conclusion

2/8/2006 CS252 S06 Lec7 ILP





• This code, add a scalar to a vector:

for (i=1000; i>0; i=i-1)  
$$x[i] = x[i] + s;$$

- Assume following latencies for all examples
  - Ignore delayed branch in these examples

Instruction producing result	Instruction using result	Latency in cycles	stalls between in cycles
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	3	2
Load double	FP ALU op	1	1
Load double	Store double	1	0
Integer op	Integer op	1	0



18

### **FP Loop: Where are the Hazards?**

· First translate into MIPS code:

-To simplify, assume 8 is lowest address

```
F0,0(R1);F0=vector element
Loop: L.D
      ADD.D F4,F0,F2; add scalar from F2
             0(R1),F4;store result
      DADDUI R1,R1,-8; decrement pointer 8B (DW)
      BNEZ
            R1,Loop ;branch R1!=zero
```

2/8/2006 CS252 S06 Lec7 ILP 19 2/8/2006 CS252 S06 Lec7 ILP 20




### **FP Loop Showing Stalls**

```
F0,0(R1) ;F0=vector element
1 Loop: L.D
2
        stall
3
        ADD.D
               F4,F0,F2; add scalar in F2
        stall
4
5
        stall
        S.D
                0(R1),F4 ;store result
        DADDUI R1,R1,-8 ;decrement pointer 8B (DW)
8
        stall
                          ;assumes can't forward to branch
9
        BNEZ
                          ;branch R1!=zero
               R1,Loop
Instruction
                 Instruction
                                     Latency in
                                     clock cycles
producing result using result
                 Another FP ALU op
FP ALU op
FP ALU op
                 Store double
                                     2
Load double
                 FP ALU op
```

### • 9 clock cycles: Rewrite code to minimize stalls? 2/8/2006 CS252 S06 Lec7 ILP

### **Revised FP Loop Minimizing Stalls**



### Swap DADDUI and S.D by changing address of S.D


producing result	using result	clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

7 clock cycles, but just 3 for execution (L.D, ADD.D,S.D), 4 for loop overhead; How make faster?

2/8/2006 CS252 S06 Lec7 ILP 22

21

# Unroll Loop Four Times (straightforward way)



# 27 clock cycles, or 6.75 per iteration (Assumes R1 is multiple of 4)



- Do not usually know upper bound of loop
- Suppose it is n, and we would like to unroll the loop to make k copies of the body
- Instead of a single unrolled loop, we generate a pair of consecutive loops:
  - 1st executes (n mod k) times and has a body that is the original loop
  - 2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times
- For large values of n, most of the execution time will be spent in the unrolled loop



2/8/2006 CS252 S06 Lec7 ILP 23 2/8/2006 CS252 S06 Lec7 ILP 24



### **Unrolled Loop That Minimizes Stalls**

```
1 Loop: L.D
              F0,0(R1)
       L.D
              F6,-8(R1)
       L.D
              F10,-16(R1)
       L.D
              F14,-24(R1)
5
       ADD.D F4,F0,F2
       ADD.D F8,F6,F2
       ADD.D F12,F10,F2
8
       ADD.D F16,F14,F2
9
       S.D
              0(R1),F4
10
       s.D
              -8(R1),F8
11
       S.D
              -16(R1),F12
12
       DSUBUI R1,R1,#32
13
       S.D
              8(R1),F16;8-32=-24
       BNEZ R1.LOOP
```

14 clock cycles, or 3.5 per iteration

2/8/2006 CS252 S06 Lec7 ILP



25

### 3 Limits to Loop Unrolling

- 1. Decrease in amount of overhead amortized with each extra unrolling
  - · Amdahl's Law
- 2. Growth in code size
  - For larger loops, concern it increases the instruction cache
- 3. Register pressure: potential shortfall in registers created by aggressive unrolling and scheduling
  - · If not be possible to allocate all live values to registers, may lose some or all of its advantage
- Loop unrolling reduces impact of branches on pipeline; another way is branch prediction

### **5 Loop Unrolling Decisions**


- Requires understanding how one instruction depends on another and how the instructions can be changed or reordered given the dependences:
- 1. Determine loop unrolling useful by finding that loop iterations were independent (except for maintenance code)
- 2. Use different registers to avoid unnecessary constraints forced by using same registers for different computations
- 3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- 4. Determine that loads and stores in unrolled loop can be interchanged by observing that loads and stores from different iterations are independent
  - · Transformation requires analyzing memory addresses and finding that they do not refer to the same address
- 5. Schedule the code, preserving any dependences needed to yield the same result as the original code

2/8/2006 CS252 S06 Lec7 ILP 26

### **Static Branch Prediction**

- Lecture 3 showed scheduling code around delayed branch
- To reorder code around branches, need to predict branch statically when compile
- Simplest scheme is to predict a branch as taken
  - Average misprediction = untaken branch frequency = 34% SPEC





CS252 S06 Lec7 ILP 27 2/8/2006





### **Dynamic Branch Prediction**

- Why does prediction work?
  - Underlying algorithm has regularities
  - Data that is being operated on has regularities
  - Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems
- Is dynamic branch prediction better than static branch prediction?
  - Seems to be
  - There are a small number of important branches in programs which have dynamic behavior

2/8/2006 CS252 S06 Lec7 ILP

### **Dynamic Branch Prediction**




- Performance = f(accuracy, cost of misprediction)
- Branch History Table: Lower bits of PC address index table of 1-bit values
  - Says whether or not branch taken last time
  - No address check
- Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iteratios before exit):
  - End of loop case, when it exits instead of looping as before
  - First time through loop on next time through code, when it predicts exit instead of looping

2/8/2006 CS252 S06 Lec7 ILP 30

## **Dynamic Branch Prediction**

• Solution: 2-bit scheme where change prediction only if get misprediction *twice* 



· Green: go, taken

2/8/2006

· Adds hysteresis to decision making process




29

### **BHT Accuracy**



- Mispredict because either:
  - Wrong guess for that branch
  - Got branch history of wrong branch when index the table
- 4096 entry table:

2/8/2006



CS252 S06 Lec7 ILP 31



### **Correlated Branch Prediction**

- Idea: record *m* most recently executed branches as taken or not taken, and use that pattern to select the proper *n*-bit branch history table
- In general, (m,n) predictor means record last m branches to select between 2<sup>m</sup> history tables, each with *n*-bit counters
  - Thus, old 2-bit BHT is a (0,2) predictor
- Global Branch History: m-bit shift register keeping T/NT status of last *m* branches.
- Each entry in table has m n-bit predictors.


2/8/2006 **CS252 S06 Lec7 ILP** 33

### **Correlating Branches**



#### (2,2) predictor

Behavior of recent branches selects between four predictions of next branch, updating just that prediction




2/8/2006 **CS252 S06 Lec7 ILP** 34

# **Accuracy of Different Schemes**



35




**CS252 S06 Lec7 ILP** 

2/8/2006

### **Tournament Predictors**



- Use *n*-bit saturating counter to choose between predictors
- Usual choice between global and local predictors



2/8/2006 36





### **Tournament Predictors**

Tournament predictor using, say, 4K 2-bit counters indexed by local branch address. Chooses between:

### Global predictor

- 4K entries index by history of last 12 branches (212 = 4K)
- Each entry is a standard 2-bit predictor

### Local predictor

2/8/2006


- Local history table: 1024 10-bit entries recording last 10 branches, index by branch address
- The pattern of the last 10 occurrences of that particular branch used to index table of 1K entries with 3-bit saturating counters

2/8/2006 CS252 S06 Lec7 ILP 37

### **Comparing Predictors (Fig. 2.8)**




- Advantage of tournament predictor is ability to select the right predictor for a particular branch
  - Particularly crucial for integer benchmarks.
  - A typical tournament predictor will select the global predictor almost 40% of the time for the SPEC integer benchmarks and less than 15% of the time for the SPEC FP benchmarks



# Pentium 4 Misprediction Rate (per 1000 instructions, not per branch)






### **Branch Target Buffers (BTB)**



- Branch target calculation is costly and stalls the instruction fetch.
- BTB stores PCs the same way as caches
- The PC of a branch is sent to the BTB
- When a match is found the corresponding Predicted PC is returned
- If the branch was predicted taken, instruction fetch continues at the returned predicted PC



### **Branch Target Buffers**



© 2003 Elsevier Science (USA). All rights reserved.



- Prediction becoming important part of execution
- Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch
  - Either different branches (GA)
  - Or different executions of same branches (PA)
- Tournament predictors take insight to next level, by using multiple predictors
  - usually one based on global information and one based on local information, and combining them with a selector
  - In 2006, tournament predictors using ≈ 30K bits are in processors like the Power5 and Pentium 4
- Branch Target Buffer: include branch address & prediction

2/8/2006 CS252 S06 Lec7 ILP 42



### **Outline**

- ILP
- Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- (Start) Tomasulo Algorithm
- Conclusion



### **Advantages of Dynamic Scheduling**



- Dynamic scheduling hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior
- It handles cases when dependences unknown at compile time
  - it allows the processor to tolerate unpredictable delays such as cache misses, by executing other code while waiting for the miss to resolve
- It allows code that compiled for one pipeline to run efficiently on a different pipeline
- It simplifies the compiler
- Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling (next lecture)

2/8/2006 CS252 S06 Lec7 ILP 43 2/8/2006 CS252 S06 Lec7 ILP 4



### **HW Schemes: Instruction Parallelism**

Key idea: Allow instructions behind stall to proceed

DIVD F0,F2,F4 ADDD F10,F0,F8 SUBD F12,F8,F14

- Enables out-of-order execution and allows out-oforder completion (e.g., SUBD)
  - In a dynamically scheduled pipeline, all instructions still pass through issue stage in order (in-order issue)
- Will distinguish when an instruction begins execution and when it completes execution; between 2 times, the instruction is in execution
- Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

2/8/2006 CS252 S06 Lec7 ILP



45

### A Dynamic Algorithm: Tomasulo's

- For IBM 360/91 (before caches!)
  - $-\Rightarrow$  Long memory latency
- Goal: High Performance without special compilers
- Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
  - This led Tomasulo to try to figure out how to get more effective registers
     renaming in hardware!
- Why Study 1966 Computer?
- The descendants of this have flourished!
  - Alpha 21264, Pentium 4, AMD Opteron, Power 5, ...

### **Dynamic Scheduling Step 1**



- Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
- Issue—Decode instructions, check for structural hazards
- Read operands—Wait until no data hazards, then read operands

2/8/2006 CS252 S06 Lec7 ILP 4



### **Tomasulo Algorithm**


- Control & buffers <u>distributed</u> with Function Units (FU)
  - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;
  - Renaming avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
  - Avoids RAW hazards by executing an instruction only when its operands are available
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches (predict taken), allowing FP ops beyond basic block in FP queue

2/8/2006 CS252 S06 Lec7 ILP 47 2/8/2006 CS252 S06 Lec7 ILP 4

### **Tomasulo Organization**







### **Reservation Station Components**

Op: Operation to perform in the unit (e.g., + or -)

Vi. Vk: Value of Source operands

- Store buffers has V field, result to be stored

Qi, Qk: Reservation stations producing source registers (value to be written)

– Note: Qi,Qk=0 => ready

- Store buffers only have Qi for RS producing result

**Busy: Indicates reservation station or FU is busy** 

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

2/8/2006 CS252 S06 Lec7 ILP 50



### **Three Stages of Tomasulo Algorithm**

1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renamés registers).

2. Execute—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result


3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units: mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)
  - 64 bits of data + 4 bits of Functional Unit source address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast
- Example speed: 3 clocks for FI .pt. +,-; 10 for \*; 40 clks for /


### Instruction Tomasulo Example

No



#### Register result status:


counter



52

2/8/2006 CS252 S06 Lec7 ILP 51 2/8/2006 CS252 S06 Lec7 ILP





#### Reservation Stations:


on Station:	s:		SI	<i>S</i> 2	RS	RS
Time Name		Op	Vj	Vk	Qj	Qk
Add1 Add2 Add3 Mult1	No					
Add2	No					
Add3	No					
Mult1	No					
Mult2	No					

#### Register result status:



2/8/2006 CS252 S06 Lec7 ILP 53

### **Tomasulo Example Cycle 2**



#### Reservation Stations:

F8

F2

ADDD F6

on si	anons	٠.		51	32	No	No
Time	Name		Op	Vj	Vk	Qj	Qk
	Add1 Add2	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

#### Register result status:

Clock

	F0	F2	F4	F6	F8	F10	F12	 F30
FU		Load2		Load1				

RS

### Note: Can have multiple loads outstanding

2/8/2006 **CS252 S06 Lec7 ILP** 54

52

55

### **Tomasulo Example Cycle 3**

Inst <mark>ructio</mark>	on sta	tus:			Exec	Write					_
Instruct	ion	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3			Load1	Yes	34+R2	
LD	F2	45+	R3	2				Load2	Yes	45+R3	
MULTI	) F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2								
DIVD	F10	FO	F6								
ADDD	F6	F8	F2								
Reservat	ion St	ations	s:		SI	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vi	Vk	Oi	Ok			

Add1

Add2

Add3

No

No

Mult1 Yes MULTD


egister resutt status	ř.								
Clock		F0	F2	F4	F6	F8	F10	F12	 F30
3	FU	Mult1	Load2		Load1				

R(F4) Load2

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?



### **Tomasulo Example Cycle 4**



Load1	No	
Load1 Load2	Yes	45+R3
Load3	No	

34+R2

#### Reservation Stations:

on St	ations	s:		SI	S2	RS	RS
Time	Name	Busy	Op	$V_i$	Vk	Oi	Ok
	Add1	Yes	SUBD	M(A1)			Load2
	Add2	No					
	Add3						
	Mult 1	Yes	MULTD	)	R(F4)	Load2	
	Mult2	No					

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
4	FU	Mult1	Load2		M(A1)	Add1			

Load2 completing; what is waiting for Load2?


2/8/2006 **CS252 S06 Lec7 ILP** 



56



nstruction	ı stat	us:			Exec	Write				
Instructio	n	j	k	Issue	Comp	Result		Busy	Address	
LD	F6	34+	R2	1	3	4	Load1	No		
LD	F2	45+	R3	2	4	5	Load2	No		
MULTD	FO	F2	F4	3			Load3	No		
SUBD	F8	F6	F2	4						
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2							




#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

• Timer starts down for Add1, Mult1

2/8/2006 CS252 S06 Lec7 ILP 57

### **Tomasulo Example Cycle 6**



#### Reservation Stations:

ADDD F6

F10

F0

F8

F6

F2

DIVD

n Stations	s:		S1	S2	RS	RS
Time Name				Vk	Qj	Qk
1 Add1	Ves	SURD	M(A1)	M(A2)		
Add2	Yes	ADDD		M(A2)	Add1	
Add3	No					
9 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
6	FU	Mult1	M(A2)		Add2	Add1	Mult2		

Issue ADDD here despite name dependency on F6?

CS252 S06 Lec7 ILP 2/8/2006

### **Tomasulo Example Cycle 7**



Instruction	ı stat	tus:			Exec	Write					
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	FO	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7						
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6							
Reservatio	n Sta	ations	ı:		SI	<i>S</i> 2	RS	RS			
			-	_							


Time Name	Busy	Op	Vj	Vk	Qj	Qk
0 Add1	Yes	SUBD	M(A1)	M(A2)		
Add2	Yes	ADDD		M(A2)	Add1	
Add3	No					
8 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

• Add1 (SUBD) completing; what is waiting for it?





#### Reservation Stations: S2RSBusy Op $V_i$ VkTime Name Add1 No



#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

RS











Instruct	tion	stai	us:			Exec	Write				
Instru	ction		j	k	Issue	Comp	Result		Busy	Address	
LD		F6	34+	R2	1	3	4	Load1	No		
LD		F2	45+	R3	2	4	5	Load2	No		
MULT	ΓD	F0	F2	F4	3			Load3	No		
SUBD	)	F8	F6	F2	4	7	8				
DIVD	]	F10	FO	F6	5						
ADDI	D	F6	F8	F2	6						

#### Reservation Stations:


on Stations	s:		SI	S2	RS	RS
Time Name			Vj	Vk	Qj	Qk
Add1 1 Add2	No					
1 Add2	Yes	ADDD	(M-M)	M(A2)		
Add3	No					
6 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

2/8/2006 CS252 S06 Lec7 ILP 61

### **Tomasulo Example Cycle 10**



#### Reservation Stations:

Time Name			Vj	Vk	Qj	Qk
Add1 0 Add2	No					
0 Add2	Yes	ADDD	(M-M)	M(A2)		
Add3	No					
5 Mult1	Yes	MULTE	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

SI

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		


S2

RS

Add2 (ADDD) completing; what is waiting for it?

2/8/2006 CS252 S06 Lec7 ILP 62

# **Tomasulo Example Cycle 11**



Reservation Stations	SI	S2	RS	RS		
Time Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No					
Add2	No					
Add3	No					
4 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	


#### Register result status:

Clock		F0	F2	F4	! F6	F8	F10	F12	 F30
11	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

- Write result of ADDD here?
- All quick instructions complete in this cycle! 2/8/2006 **CS252 S06 Lec7 ILP**



### **Tomasulo Example Cycle 12**



#### Reservation Stations:

Time Name	Busy	Op	Vj	Vk	Qj	Qk
Add1 Add2 Add3	No					
Add2	No					
Add3	No					
3 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

#### Register result status:

egister result status	•								
Clock		F0	F2	F4	F6	F8	F10	F12	 F30
12	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

















nstruction	n stat	us:			Exec	Write				
Instructio	n	j	k	Issue	Comp	Result		Busy	Address	_
LD	F6	34+	R2	1	3	4	Load1	No		
LD	F2	45+	R3	2	4	5	Load2	No		
MULTD	F0	F2	F4	3			Load3	No		
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				

#### Reservation Stations:

on siai	ions	•		31	32	N.S	N.S
Time N			Op	Vj	Vk	Qj	Qk
A	dd1	No					
A	.dd2	No					
A	dd3	No					
2 N	Iult 1	Yes	MULTI	) M(A2)	R(F4)		
N	1ult2	Yes	DIVD		M(A1)	Mult1	


#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
13	FU	Mult1	M(A2)	(	M-M+N	(M-M)	Mult2		

DC

2/8/2006 CS252 S06 Lec7 ILP

### **Tomasulo Example Cycle 14**



#### Reservation Stations:

Time Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No					
Add2	No					
Add1 Add2 Add3	No					
1 Mult I	res	MULIL	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
14	FU	Mult1	M(A2)	(	M-M+N	(M-M)	Mult2		

S2

RS

2/8/2006 CS252 S06 Lec7 ILP 66

### **Tomasulo Example Cycle 15**

T .		,			_	*** .					
Instructio	n sta	tus:			Exec	Write					
Instruction	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	FO	F2	F4	3	15			Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on St	ation	s:		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No						Ī		
		Add2	No								
		Add3	No								
	C	Mult1	Yes	MULTE	M(A2)	R(F4)					
		Mult2	Yes	DIVD		M(A1)	Mult1				
Register r	esult	statu	s:								
Clock				F0	F2	F4	F6	F8	F10	F12	

• Mult1 (MULTD) completing; what is waiting for it?

### **Tomasulo Example Cycle 16**

Instruction	n stat	us:			Exec	Write					
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		İ
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	FO	F2	F4	3	15	16		Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on Sto	ations	v.		S1	<i>S</i> 2	RS	RS			

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					

Mult1 No
40 Mult2 Yes DIVD M\*F4 M(A1)

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	•••	F30
16	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2			

• Just waiting for Mult2 (DIVD) to complete

2/8/2006 CS252 S06 Lec7 ILP 68





15

FU Mult1 M(A2) (M-M+N (M-M) Mult2



# Faster than light computation (skip a couple of cycles)





7						_						
In	structio.	n sta	tus:			Exec	Write					
Instruction j			k	Issue	Comp	Result			Busy	Address		
	LD	F6	34+	R2	1	3	4		Load1	No		
	LD	F2	45+	R3	2	4	5		Load2	No		
	MULTD	FO	F2	F4	3	15	16		Load3	No		
	SUBD	F8	F6	F2	4	7	8					
	DIVD	F10	FO	F6	5							
	ADDD	F6	F8	F2	6	10	11					
Reservation Stations:			s:		S1	<i>S</i> 2	RS	RS				
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
			Add1	No								
			Add2	No								
			Add3	No								
			Mult1	No								
		1	Mult2	Yes	DIVD	M*F4	M(A1)					

#### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
55	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2		

2/8/2006 CS252 S06 Lec7 ILP 70



71

### **Tomasulo Example Cycle 56**

CS252 S06 Lec7 ILP

In	structio	n stat	us:			Exec	Write					_
	Instruction	on	j	k	Issue		Result			Busy	Address	
	LD	F6	34+	R2	1	3	4		Load1	No		
	LD	F2	45+	R3	2	4	5		Load2	No		
	MULTD	FO	F2	F4	3	15	16		Load3	No		
	SUBD	F8	F6	F2	4	7	8					
	DIVD	F10	F0	F6	5	56						
	ADDD	F6	F8	F2	6	10	11					
R	eservatio	on Sta	ations	ı:		SI	<i>S</i> 2	RS	RS			
		T:	<b>A</b> 7	Decon	On	17:	171-	$\alpha$ :	01-			

# Time Name Busy Op Vj Vk Qj Qk Add1 No Add2 No Add3 No Mult1 No 0 Mult2 Yes DIVD M\*F4 M(A1)

#### Register result status:

2/8/2006


2/8/2006

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
56	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2		

CS252 S06 Lec7 ILP

• Mult2 (DIVD) is completing; what is waiting for it?





Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
56	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Result		

 Once again: In-order issue, out-of-order execution and out-of-order completion.

2/8/2006 CS252 S06 Lec7 ILP 72







 Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

### Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers totally avoiding the WAR stall
- Other perspective: Tomasulo building data flow dependency graph on the fly

2/8/2006 CS252 S06 Lec7 ILP 73



### **Tomasulo Drawbacks**

- Complexity
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later

# Tomasulo's scheme offers 2 major advantages



- 1. Distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available
- 2. Elimination of stalls for WAW and WAR hazards

2/8/2006 CS252 S06 Lec7 ILP 74



### And In Conclusion ... #1



- Leverage Implicit Parallelism for Performance: Instruction Level Parallelism
- Loop unrolling by compiler to increase ILP
- Branch prediction to increase ILP
- Dynamic HW exploiting ILP
  - Works when can't know dependence at compile time
  - Can hide L1 cache misses
  - Code for one machine runs well on another

2/8/2006 CS252 S06 Lec7 ILP 75 2/8/2006 CS252 S06 Lec7 ILP 76



### And In Conclusion ... #2

- Reservations stations: *renaming* to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards
  - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Helps cache misses as well
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are Intel Pentium 4, IBM Power 5, AMD Athlon/Opteron, ...

2/8/2006 CS252 S06 Lec7 ILP 77