

EECS 252 Graduate Computer Architecture

Lec 4 – Memory Hierarchy Review

David Patterson Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~pattrsn http://www-inst.eecs.berkeley.edu/~cs252

Review from last lecture

 Quantify and summarize performance - Ratios, Geometric Mean, Multiplicative Standard Deviation • F&P: Benchmarks age, disks fail,1 point fail danger Control VIA State Machines and Microprogramming · Just overlap tasks; easy if tasks are independent • Speed Up ≤ Pipeline Depth; if ideal CPI is 1, then: Cycle Time unpipelined Pipeline depth Speedup = $\frac{1}{1 + \text{Pipeline stall CPI}}$ Cycle Time Dipelined Hazards limit performance on computers: Structural: need more HW resources Data (RAW,WAR,WAW): need forwarding, compiler scheduling - Control: delayed branch, prediction Exceptions, Interrupts add complexity 1/30/2006 CS252-s06, Lec 04-cache review




Outline

- Review
- **Redo Geomtric Mean, Standard Deviation**
- 252 Administrivia
- Memory hierarchy .
- Locality
- Cache design
- Virtual address spaces
- Page table layout
- **TLB design options**
- Conclusion


Example Standard Deviation: Last time

GM and multiplicative StDev of SPECfp2000 for Itanium 2




2

Example Standard Deviation : Last time



Example Standard Deviation (3/3)



Exec. Time	SPECratio
0.92	0.92
1.77	1.77
1.49	1.49
1.85	1.85
0.60	0.60
2.16	2.16
4.40	4.40
2.00	2.00
0.85	0.85
1.03	1.03
0.83	0.83
0.92	0.92
1.79	1.79
0.65	0.65

Ratio execution times (At/It) = Ratio of SPECratios (It/At) Itanium 2 1.30X Athlon (GM), 1 St.Dev. Range [0.75,2.27]

Comments on Itanium 2 and Athlon


- Standard deviation for SPECRatio of 1.98 for Itanium 2 is much higher-- vs. 1.40--so results will differ more widely from the mean, and therefore are likely less predictable
- SPECRatios falling within one standard deviation:
 - -10 of 14 benchmarks (71%) for Itanium 2
 - -11 of 14 benchmarks (78%) for Athlon
- Thus, results are quite compatible with a lognormal distribution (expect 68% for 1 StDev)
- Itanium 2 vs. Athlon St.Dev is 1.74, which is high, so less confidence in claim that Itanium 1.30 times as fast as Athlon
 - Indeed, Athlon faster on 6 of 14 programs
- Range is [0.75,2.27] with 11/14 inside 1 StDev (78%)

Memory Hierarchy Review




7


Since 1980, CPU has outpaced DRAM ... 🥨




1977: DRAM faster than microprocessors



Levels of the Memory Hierarchy




Memory Hierarchy: Apple iMac G5



Goal: Illusion of large, fast, cheap memory

Let programs address a memory space that scales to the disk size, at a speed that is usually as fast as register access





The Principle of Locality

• The Principle of Locality:

 Program access a relatively small portion of the address space at any instant of time.

- Two Different Types of Locality:
 - <u>Temporal Locality</u> (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
 - <u>Spatial Locality</u> (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straightline code, array access)
- · Last 15 years, HW relied on locality for speed

It is a property of programs which is exploited in machine design.

1/30/2006


CS252-s06, Lec 04-cache review

14

16

Memory Hierarchy: Terminology

- Hit: data appears in some block in the upper level (example: Block X)
 - Hit Rate: the fraction of memory access found in the upper level
 - Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss
- Miss: data needs to be retrieve from a block in the lower level (Block Y)
 - Miss Rate = 1 (Hit Rate)
 - Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor
- Hit Time << Miss Penalty (500 instructions on 21264!)



CS252: Administrivia

Instructor: Prof. David Patterson

Office: 635 Soda Hall, pattrsn@eecs, Office Hours: Tue 4-5 (or by appt. Contact Cecilia Pracher; cpracher@eecs)

- T. A: Archana Ganapathi, archanag@eecs
- Class: M/W, 11:00 12:30pm 203 McLaughlin (and online)
- Text: Computer Architecture: A Quantitative Approach, 4th Edition (Oct, 2006), Beta, distributed free provided report errors

Wiki page : vlsi.cs.berkeley.edu/cs252-s06

- Wednesday 2/1: Finish review + Review project topics + Prerequisite Quiz
 - Example: Prerequisite Quiz is online
- Computers in the News: State of the Union

1/30/2006

CS252-s06, Lec 04-cache review

17

Cache Measures



- *Hit rate*: fraction found in that level
 - So high that usually talk about Miss rate
 - Miss rate fallacy: as MIPS to CPU performance, miss rate to average memory access time in memory
- Average memory-access time
 - = Hit time + Miss rate x Miss penalty (ns or clocks)
- Miss penalty: time to replace a block from lower level, including time to replace in CPU
 - access time: time to lower level
 - = f(latency to lower level)
 - transfer time: time to transfer block
 =f(BW between upper & lower levels)

4 Papers

Mon 2/6: Great ISA debate (4 papers)

- 1. Amdahl, Blaauw, and Brooks, "Architecture of the IBM System/360." IBM Journal of Research and Development, 8(2):87-101, April 1964.
- 2. Lonergan and King, "Design of the B 5000 system." *Datamation*, vol. 7, no. 5, pp. 28-32, May, 1961.
- 3. Patterson and Ditzel, "The case for the reduced instruction set computer." *Computer Architecture News*, October 1980.
- 4. Clark and Strecker, "Comments on 'the case for the reduced instruction set computer'," *Computer Architecture News*, October 1980.
- · Papers and issues to address per paper on wiki
- Read and Send your comments (≈ 1-2 pages)
 - Email comments to archanag@cs AND pattrsn@cs by Friday 10PM
 - We'll publish all comments anonymously on wiki by Saturday
 - Read, reflect, and comment before class on Monday
 - Live debate in class

```
1/30/2006
```

CS252-s06, Lec 04-cache review

18

4 Questions for Memory Hierarchy

- Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found if it is in the upper level? (Block identification)
- Q3: Which block should be replaced on a miss? (Block replacement)
- Q4: What happens on a write? (Write strategy)

1/30/2006

Q1: Where can a block be placed in Q2: How is a block found if it is in the the upper level? • Tag on each block Block 12 placed in 8 block cache: - No need to check index or block offset - Fully associative, direct mapped, 2-way set associative Increasing associativity shrinks index, expands - S.A. Mapping = Block Number Modulo Number Sets tag Direct Mapped 2-Way Assoc Full Mapped $(12 \mod 8) = 4$ $(12 \mod 4) = 0$ 01234567 01234567 01234567 Cache **Block Address** Block Offset Tag Index 11111111122222222 01234567890123456789012345678 Memory 1/30/2006 21 1/30/2006 CS252-s06, Lec 04-cache review 22 Q3: After a cache read miss, if there are no empty Q3: Which block should be replaced on a cache blocks, which block should be removed from miss? the cache? A randomly chosen block? **The Least Recently Used** Easy for Direct Mapped Easy to implement, how (LRU) block? Appealing,

- Set Associative or Fully Associative:
 - Random
 - LRU (Least Recently Used)

Assoc:	2-w	vay	4-wa	у	8-wa	ay
Size	LRU	Ran	LRU	Ran	LRU	Ran
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%

but hard to implement for high associativity

well does it work?

Miss Rate for 2-way Set Associative Cache

Size	Random	LRU	Α
16 KB	5.7%	5.2%	ot
64 KB	2.0%	1.9%	L
256 KB	1.17%	1.15%	appi



Q4: What happens on a write?




	Write-Through	Write-Back
Policy	Data written to cache block	Write data only to the cache
	also written to lower- level memory	Update lower level when a block falls out of the cache
Debug	Easy	Hard
Do read misses produce writes?	No	Yes
Do repeated writes make it to lower level?	Yes	No

Additional option -- let writes to an un-cached address allocate a new cache line ("write-allocate").

Write Buffers for Write-Through Caches





Holds data awaiting write-through to lower level memory

Q. Why a write buffer ?

A. So CPU doesn't stall

Q. Why a buffer, why not just one register ? A. Bursts of writes are common.

Q. Are Read After Write for write buffer?

A. Yes! Drain buffer before (RAW) hazards an issue next read, or send read 1st after check write buffers.



5 Basic Cache Optimizations

- **Reducing Miss Rate** •
- 1. Larger Block size (compulsory misses)
- 2. Larger Cache size (capacity misses)
- 3. Higher Associativity (conflict misses)
- **Reducing Miss Penalty** ٠
- 4. Multilevel Caches
- **Reducing hit time** ٠
- 5. Giving Reads Priority over Writes
 - · E.g., Read complete before earlier writes in write buffer


Outline

- Review
- **Redo Geomtric Mean, Standard Deviation**
- 252 Administrivia
- Memory hierarchy .
- Locality .
- Cache design
- Virtual address spaces
- Page table layout
- **TLB** design options
- Conclusion



The Limits of Physical Addressing






All programs share one address space: The physical address space

Machine language programs must be aware of the machine organization

No way to prevent a program from accessing any machine resource

Solution: Add a Layer of Indirection





User programs run in an standardized virtual address space

Address Translation hardware managed by the operating system (OS) maps virtual address to physical memory

Hardware supports "modern" OS features: Protection, Translation, Sharing

Three Advantages of Virtual Memory


Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- Makes multithreading reasonable (now used a lot!)
- Only the most important part of program ("Working Set") must be in physical memory.
- Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later.
- Protection:
 - Different threads (or processes) protected from each other.
 - Different pages can be given special behavior
 - » (Read Only, Invisible to user programs, etc).
 - Kernel data protected from User programs
 - Very important for protection from malicious programs
- Sharing:
 - Can map same physical page to multiple users ("Shared memory")

1/30/2006


31

Page tables encode virtual address space




A virtual address space is divided into blocks of memory called pages

A machine usually supports pages of a few sizes (MIPS R4000):




A valid page table entry codes physical memory "frame" address for the page


Page tables encode virtual address space



Details of Page Table




The TLB caches page table entries



Can TLB and caching be overlapped?







Problems With Overlapped TLB Access



Overlapped access only works as long as the address bits used to index into the cache *do not change* as the result of VA translation


This usually limits things to small caches, large page sizes, or high n-way set associative caches if you want a large cache






Solutions:

1/30/2006



Summary #1/3: The Cache Design Space


- Several interacting dimensions
 - cache size
 - block size
 - associativity
 - replacement policy
 - write-through vs write-back
 - write allocation
- The optimal choice is a compromise
 - depends on access characteristics
 - » workload
 - » use (I-cache, D-cache, TLB)
 - depends on technology / cost
- Simplicity often wins



Cache Size

Use virtual addresses for cache?





Only use TLB on a cache miss !

Downside: a subtle, fatal problem. What is it?

A. Synonym problem. If two address spaces share a physical frame, data may be in cache twice. Maintaining consistency is a nightmare.

Summary #2/3: Caches

- The Principle of Locality:
 - Program access a relatively small portion of the address space at any instant of time.
 - » Temporal Locality: Locality in Time
 - » Spatial Locality: Locality in Space
- Three Major Categories of Cache Misses:
 - <u>Compulsory Misses</u>: sad facts of life. Example: cold start misses.
 - Capacity Misses: increase cache size
 - <u>Conflict Misses</u>: increase cache size and/or associativity. Nightmare Scenario: ping pong effect!
- Write Policy: <u>Write Through</u> vs. <u>Write Back</u>
- Today CPU time is a function of (ops, cache misses) vs. just f(ops): affects Compilers, Data structures, and Algorithms

41

Associativity

Block Size

Summary #3/3: TLB, Virtual Memory



- TLBs are important for fast translation
- TLB misses are significant in processor performance
 - funny times, as most systems can't access all of 2nd level cache without TLB misses!
- Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions:
 - 1) Where can block be placed?
 - 2) How is block found?
 - 3) What block is replaced on miss?
 - 4) How are writes handled?
- Today VM allows many processes to share single memory without having to swap all processes to disk; <u>today VM</u> <u>protection is more important than memory hierarchy benefits</u>, <u>but computers insecure</u>
- Prepare for debate + quiz on Wednesday

1/30/2006	CS252-s06, Lec 04-cache review	45