

EECS 252 Graduate Computer Architecture

Lec 2 - Introduction

David Patterson Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~pattrsn http://www-inst.eecs.berkeley.edu/~cs252

Review from last lecture

- Computer Architecture >> instruction sets
- Computer Architecture skill sets are different
 - 5 Quantitative principles of design
 - Quantitative approach to design
 - Solid interfaces that really work
 - Technology tracking and anticipation
- CS 252 to learn new skills, transition to research
- Computer Science at the crossroads from sequential to parallel computing
 - Salvation requires innovation in many fields, including computer architecture
- RAMP is interesting and timely CS 252 project opportunity given CS is at the crossroads

1/21/2006

CS252-s06, Lec 02-intro



2

Outline


Review

1/21/2006

- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
- 1. Define, quantity, and summarize relative performance
- 2. Define and quantity relative cost
- 3. Define and quantity dependability
- 4. Define and quantity power

Review: Computer Architecture brings

- Other fields often borrow ideas from architecture
- Quantitative Principles of Design
 - 1. Take Advantage of Parallelism
 - 2. Principle of Locality
 - 3. Focus on the Common Case
 - 4. Amdahl's Law
 - 5. The Processor Performance Equation
- Careful, quantitative comparisons
 - Define, quantity, and summarize relative performance
 - Define and quantity relative cost
 - Define and quantity dependability
 - Define and quantity power
- Culture of anticipating and exploiting advances in technology
- Culture of well-defined interfaces that are carefully implemented and thoroughly checked



1/21/2006

7

8

CS252-s06. Lec 02-intro

Memory: Archaic (Nostalgic) v. Modern (Newfangled)




- 1980 DRAM (asynchronous)
- 0.06 Mbits/chip
- 64,000 xtors, 35 mm²
- 16-bit data bus per module, 16 pins/chip
- 13 Mbytes/sec
- Latency: 225 ns

1/21/2006

(no block transfer)

- 2000 Double Data Rate Synchr. (clocked) DRAM
 - (4000X) 256.00 Mbits/chip
 - 256,000,000 xtors, 204 mm²
 - 64-bit data bus per DIMM, 66 pins/chip (4X)
 - 1600 Mbytes/sec (120X)
- Latency: 52 ns (4X)
- Block transfers (page mode)






LANs: Archaic (Nostalgic)v. Modern (Newfangled)

CS252-s06, Lec 02-intro



9

- Ethernet 802.3
- Year of Standard: 1978
- 10 Mbits/s link speed
- Latency: 3000 μsec
- Shared media
- Coaxial cable




- Ethernet 802.3ae
- Year of Standard: 2003
- 10.000 Mbits/s (1000X)link speed
- Latency: 190 μsec (15X)
- Switched media
- Category 5 copper wire

"Cat 5" is 4 twisted pairs in bundle Twisted Pair:

Copper, 1mm thick, twisted to avoid antenna effect

Latency Lags Bandwidth (last ~20 years)



1/21/2006

• Ethernet: 10Mb, 100Mb,

1000Mb, 10000 Mb/s (16x,1000x)

- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b. SDRAM. DDR SDRAM (4x,120x)
- Disk: 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

(latency = simple operation w/o contention BW = best-case)

1/21/2006

11

CPUs: Archaic (Nostalgic) v. Modern (Newfangled)

- 1982 Intel 80286
- 12.5 MHz
- 2 MIPS (peak)
- Latency 320 ns
- 134,000 xtors, 47 mm²
- 16-bit data bus, 68 pins
- Microcode interpreter, separate FPU chip
- (no caches)



- 2001 Intel Pentium 4
- 1500 MHz (120X)
- 4500 MIPS (peak) (2250X)
- Latency 15 ns (20X)
 - 42,000,000 xtors, 217 mm²
 - 64-bit data bus, 423 pins
 - 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution
 - On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache

1/21/2006

Rule of Thumb for Latency Lagging BW




13

 In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4 (and capacity improves faster than bandwidth)

-s06, Lec 02-intro

 Stated alternatively: Bandwidth improves by more than the square of the improvement in Latency

Latency Lags Bandwidth (last ~20 years)



Performance Milestones Dressesser (200, (200, (40))

- Processor: '286, '386, '486, Pentium, Pentium Pro, Pentium 4 (21x,2250x)
- Ethernet: 10Mb, 100Mb, 1000Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk : 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

CS252: Administrivia

Instructor: Prof David Patterson

Office: 635 Soda Hall, pattrsn@cs

Office Hours: Tue 11 - noon or by appt.

(Contact Cecilia Pracher; cpracher@eecs)

T. A: Archana Ganapathi, archanag@eecs

Class: M/W, 11:00 - 12:30pm 203 McLaughlin (and online)

Text: Computer Architecture: A Quantitative Approach, 4th Edition (Oct, 2006), Beta, distributed for free provided report errors

Web page: http://www.cs/~pattrsn/courses/cs252-S06/

Lectures available online <9:00 AM day of lecture

Wiki page: ??

Reading assignment: Pipeline baiscs Appendix A (handout) A for Wed 1/24



6 Reasons Latency Lags Bandwidth



Computers in the News

- "Intel loses market share in own backyard," By Tom Krazit, CNET News.com, 1/18/2006
- "Intel's share of the U.S. retail PC market fell by 11 percentage points, from 64.4 percent in the fourth quarter of 2004 to 53.3 percent. ... Current Analysis' market share numbers measure U.S. retail sales only, and therefore exclude figures from Dell, which uses its Web site to sell directly to consumers. ...

AMD chips were found in 52.5 percent of desktop PCs sold in U.S. retail stores during that period."

• Technical advantages of AMD Opteron/Athlon vs. Intel Pentium 4 as we'll see in this course.

1. Moore's Law helps BW more than latency

- Faster transistors, more transistors, more pins help Bandwidth
 - » MPU Transistors: 0.130 vs. 42 M xtors (300X)
 - » DRAM Transistors: 0.064 vs. 256 M xtors (4000X)
 - » MPU Pins: 68 vs. 423 pins (6X)
 - » DRAM Pins: 16 vs. 66 pins (4X)
- Smaller, faster transistors but communicate over (relatively) longer lines: limits latency
 - » Feature size: 1.5 to 3 vs. 0.18 micron (8X,17X)
 - » MPU Die Size: 35 vs. 204 mm² (ratio sqrt \Rightarrow 2X)
 - » DRAM Die Size: 47 vs. 217 mm² (ratio sqrt \Rightarrow 2X)

1/21/2006	CS252-s06, Lec 02-intro	17	1/21/2006	CS252-s06, Lec 02-intro	18

6 Reasons Latency Lags Bandwidth (cont'd)

2. Distance limits latency

- Size of DRAM block \Rightarrow long bit and word lines \Rightarrow most of DRAM access time
- Speed of light and computers on network
- 1. & 2. explains linear latency vs. square BW?
- 3. Bandwidth easier to sell ("bigger=better")
 - E.g., 10 Gbits/s Ethernet ("10 Gig") vs. 10 μsec latency Ethernet
 - 4400 MB/s DIMM ("PC4400") vs. 50 ns latency
 - Even if just marketing, customers now trained
 - Since bandwidth sells, more resources thrown at bandwidth, which further tips the balance

6 Reasons Latency Lags Bandwidth (cont'd)



4. Latency helps BW, but not vice versa

- Spinning disk faster improves both bandwidth and rotational latency
 - » 3600 RPM ⇒ 15000 RPM = 4.2X
 - » Average rotational latency: 8.3 ms \Rightarrow 2.0 ms
 - Things being equal, also helps BW by 4.2X
- Lower DRAM latency ⇒ More access/second (higher bandwidth)
- Higher linear density helps disk BW (and capacity), but not disk Latency
 - » 9,550 BPI \Rightarrow 533,000 BPI \Rightarrow 60X in BW

6 Reasons Latency Lags Bandwidth (cont'd)



5. Bandwidth hurts latency

- Queues help Bandwidth, hurt Latency (Queuing Theory)
- Adding chips to widen a memory module increases Bandwidth but higher fan-out on address lines may increase Latency
- 6. Operating System overhead hurts Latency more than Bandwidth
 - Long messages amortize overhead; overhead bigger part of short messages

1/21/2006

CS252-s06, Lec 02-intro

21

Outline

- Review
- **Technology Trends: Culture of tracking,** anticipating and exploiting advances in technology
- Careful, quantitative comparisons: •
- 1. Define and quantity power
- 2. Define and guantity dependability
- 3. Define, quantity, and summarize relative performance
- 4. Define and quantity relative cost

Summary of Technology Trends

- For disk, LAN, memory, and microprocessor, bandwidth improves by square of latency improvement
 - In the time that bandwidth doubles, latency improves by no more than 1.2X to 1.4X
- Lag probably even larger in real systems, as bandwidth gains multiplied by replicated components
 - Multiple processors in a cluster or even in a chip
 - Multiple disks in a disk array
 - Multiple memory modules in a large memory
 - Simultaneous communication in switched LAN
- HW and SW developers should innovate assuming Latency Lags Bandwidth
 - If everything improves at the same rate, then nothing really changes
 - When rates vary, require real innovation

1/21/2006

CS252-s06, Lec 02-intro



22

Define and quantity power (1/2)

 For CMOS chips, traditional dominant energy consumption has been in switching transistors. called dynamic power

Powerdynamic = $1/2 \times CapacitiveLoad \times Voltage² \times FrequencySwitched$

- · For mobile devices, energy better metric $Energy_{dynamic} = CapacitiveLoad \times Voltage^{2}$
- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit) CS252-s06. Lec 02-intro 1/21/2006

Example of quantifying power



 Suppose 15% reduction in voltage results in a 15% reduction in frequency. What is impact on dynamic power?

 $Power_{dynamic} = 1/2 \times CapacitiveLoad \times Voltage^{2} \times FrequencySwitched$

- $= 1/2 \times .85 \times CapacitiveLoad \times (.85 \times Voltage)^{2} \times FrequencySwitched$
- $= (.85)^{3} \times OldPowerdynamic$
- $\approx 0.6 \times OldPower$ dynamic

Define and quantity power (2 / 2)

Because leakage current flows even when a transistor is off, now *static power* important too

Powerstatic = Currentstatic × Voltage

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage

1/21/2006	CS252-s06, Lec 02-intro	25	1/21/2006	CS252-s06, Lec 02-intro	26

Outline

- Review
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
- 1. Define and quantity power
- 2. Define and quantity dependability
- 3. Define, quantity, and summarize relative performance
- 4. Define and quantity relative cost

Define and quantity dependability (1/3)

- How decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
- Systems alternate between 2 states of service with respect to an SLA:
- 1. Service accomplishment, where the service is delivered as specified in SLA
- 2. Service interruption, where the delivered service is different from the SLA
- Failure = transition from state 1 to state 2
- Restoration = transition from state 2 to state 1

1/21/2006

Define and quantity dependability (2/3)




- Module reliability = measure of continuous service accomplishment (or time to failure). 2 metrics
- 1. Mean Time To Failure (MTTF) measures Reliability
- 2. Failures In Time (FIT) = 1/MTTF, the rate of failures
 - Traditionally reported as failures per billion hours of operation
- Mean Time To Repair (MTTR) measures Service • Interruption
 - Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate • between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability = MTTF / (MTTF + MTTR) •

	Exampl	e ca	lculatir	ng relia	bility
--	--------	------	----------	----------	--------

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), and 1 power supply (0.2M hour MTTF):

FailureRate =

MTTF =



1/21/2006

Outline

Review

technology

performance

Performance: What to measure

- · Usually rely on benchmarks vs. real workloads
- To increase predictability, collections of benchmark applications, called *benchmark suites*, are popular
- SPECCPU: popular desktop benchmark suite
 - CPU only, split between integer and floating point programs
 - SPECint2000 has 12 integer, SPECfp2000 has 14 integer pgms
 - SPECCPU2006 to be announced Spring 2006
 - SPECSFS (NFS file server) and SPECWeb (WebServer) added as server benchmarks
- Transaction Processing Council measures server performance and cost-performance for databases
 - TPC-C Complex query for Online Transaction Processing
 - TPC-H models ad hoc decision support
 - TPC-W a transactional web benchmark
- TPC-App application server and web services benchmark 1/21/2006 CS252-s06, Lec 02-intro

How Summarize Suite Performance (1/5)

- Arithmetic average of execution time of all pgms?
 - But they vary by 4X in speed, so some would be more important than others in arithmetic average
- Could add a weights per program, but how pick weight?
 - Different companies want different weights for their products
- SPECRatio: Normalize execution times to reference computer, yielding a ratio proportional to performance =

time on reference computer

time on computer being rated

1/21/2006

CS252-s06, Lec 02-intro



35

Ø

34

- How Summarize Suite Performance (2/5)
- If program SPECRatio on Computer A is 1.25 times bigger than Computer B, then

ExecutionTime_{reference}

 $1.25 = \frac{SPECRatio_{A}}{SPECRatio_{B}} = \frac{ExecutionTime_{A}}{ExecutionTime_{reference}}$

*ExecutionTime*_{*B*}

$$=\frac{ExecutionTime_{B}}{ExecutionTime_{A}}=\frac{Performance_{A}}{Performance_{B}}$$

• Note that when comparing 2 computers as a ratio, execution times on the reference computer drop out, so choice of reference computer is irrelevant

```
1/21/2006
```

How Summarize Suite Performance (3/5)

 Since ratios, proper mean is geometric mean (SPECRatio unitless, so arithmetic mean meaningless)

$$GeometricMean = \sqrt[n]{\prod_{i=1}^{n} SPECRatio_{i}}$$

- 1. Geometric mean of the ratios is the same as the ratio of the geometric means
- 2. Ratio of geometric means
 - = Geometric mean of performance ratios
 ⇒ choice of reference computer is irrelevant!
- These two points make geometric mean of ratios attractive to summarize performance

How Summarize Suite Performance (4/5)



38

40

- Does a single mean well summarize performance of programs in benchmark suite?
- Can decide if mean a good predictor by characterizing variability of distribution using standard deviation
- Like geometric mean, geometric standard deviation is multiplicative rather than arithmetic
- Can simply take the logarithm of SPECRatios, compute the standard mean and standard deviation, and then take the exponent to convert back:

$$GeometricMean = \exp\left(\frac{1}{n} \times \sum_{i=1}^{n} \ln(SPECRatio_i)\right)$$

$$GeometricStDev = \exp(StDev(\ln(SPECRatio_i))))$$

|--|

```
CS252-s06, Lec 02-intro
```

How Summarize Suite Performance (5/5)

- Standard deviation is more informative if know distribution has a standard form
 - bell-shaped normal distribution, whose data are symmetric around mean
 - lognormal distribution, where logarithms of data--not data itself--are normally distributed (symmetric) on a logarithmic scale
- For a lognormal distribution, we expect that

68% of samples fall in range $[mean/gstdev, mean \times gstdev]$ **95% of samples fall in range** $[mean/gstdev^2, mean \times gstdev^2]$


• Note: Excel provides functions EXP(), LN(), and STDEV() that make calculating geometric mean and multiplicative standard deviation easy

```
1/21/2006
```

CS252-s06, Lec 02-intro


Example Standard Deviation (1/2)

• GM and multiplicative StDev of SPECfp2000 for Itanium 2



Example Standard Deviation (2/2)

• GM and multiplicative StDev of SPECfp2000 for AMD Athlon



.

Comments on Itanium 2 and Athlon



- Standard deviation of 1.98 for Itanium 2 is much higher-- vs. 1.40--so results will differ more widely from the mean, and therefore are likely less predictable
- Falling within one standard deviation:
 - 10 of 14 benchmarks (71%) for Itanium 2
 - -11 of 14 benchmarks (78%) for Athlon
- Thus, the results are quite compatible with a lognormal distribution (expect 68%)

And in conclusion ...

- Tracking and extrapolating technology part of architect's responsibility
- Expect Bandwidth in disks, DRAM, network, and processors to improve by at least as much as the square of the improvement in Latency
- Quantify dynamic and static power – Capacitance x Voltage² x frequency, Energy vs. power
- Quantify dependability – Reliability (MTTF, FIT), Availability (99.9...)
- Quantify and summarize performance – Ratios, Geometric Mean, Multiplicative Standard Deviation
- Read Appendix A, record bugs online!

1/21/2006	CS252-s06, Lec 02-intro	42	1/21/2006	CS252-s06, Lec 02-intro	43

