#### UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

**B. E. BOSER** 

#### Project Due Tue, April 4, 2006

IC776CA Spring 2006

## Reference

[1] Chi-Hung Lin, K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6 mm<sup>2</sup>," IEEE J. Solid-State Circuits, Vol.33, pp. 1948-1958, Dec 1998.

# Objective

The above referenced DAC was optimized for best performance in a particular technology. You are to carry out an architecture level re-design and yield analysis for this DAC given a new set of technology parameters and performance objectives.

The general architecture of the DAC under consideration is fixed and identical to that in [1]. The design variables to be optimized are: (1) bit segmentation (2) area of the unit elements. These variables should be chosen to minimize the DAC area while meeting the given linearity specifications at the desired yield.

The goal is to gain experience in using a result form the literature and analyzing and simulating a mixed analog design.

## **Design and Technology Parameters**

Parameter	Description	Value
A <sub>unit</sub>	Area of unit current source	Optimize
$k_{\epsilon}$	Unit element Matching parameter	3%µm
$\sigma_{\epsilon}$	Standard deviation of unit element mismatch	$k_{\epsilon}/sqrt(A_{unit})$
М	Number of bits in segmented MSB section	Optimize
A <sub>decode</sub>	Approximate decoder and routing area	$2^{M} \cdot 400 \mu m^2$

## **Target Specifications**

Parameter	Description	Value
В	Resolution	10 bits
INL <sub>spec</sub>	Worst case integral nonlinearity	< 0.4 LSB
DNL <sub>spec</sub>	Worst case differential nonlinearity	< 0.1 LSB
Y	Yield (applies to "worst case" DNL and INL codes)	99.73%
A <sub>total</sub>	Total unit element and decoder area	$2^{B} \cdot A_{unit} + A_{decode}$
		(Minimize)

# Deliverables

You are to submit a concise project report that documents your design procedure and obtained results. Your report should be formatted *exactly* as indicated below (additional pages will not be considered):

(1) (1...3 pages): Hand calculations and analysis that leads to the chosen segmentation and unit element area. Include a plot similar to Fig. 9 of [1] to illustrate your chosen "optimal point". In this diagram, plot the DAC area in  $\mu m^2$  (log scale) versus the design parameter M (linear scale in bits).

(2) (2 Pages): Envelope and RMS plots of the converter's DNL and INL (Fig. 7 and Fig. 8 of [1]) for 100 statistical runs. Annotate both plots with the given worst-case DNL and INL specification bounds as horizontal lines. Also mark your simulated worst-case standard deviation  $\sigma_{DNL}$ , and  $\sigma_{INL}$  on the RMS plot.

(3) (1 Page): Performance summary table (see attached).

Appendix (No page limit): Code used for yield simulation.

Submit your report as a pdf or Word document to huifangq@eecs.berkeley.edu

IC776CA Fall 2004 Project

Name:

# Result Summary

Parameter	Description	Analysis	Simulation
М	Number of bits in segmented MSB section		
A <sub>unit</sub>	Area of unit current source $[\mu m^2]$		
A <sub>total</sub>	Total unit element and decoder area $[\mu m^2]$		
$\sigma_{ m INL}$	Max. INL standard deviation [LSB]		
$\sigma_{\rm DNL}$	Max. DNL standard deviation [LSB]		
$INL_{spec} / \sigma_{INL}$	INL confidence interval		
$DNL_{spec} / \sigma_{DNL}$	INL confidence interval		