UNIVERSITY OF CALIFORNIA College of Engineering NTU 776CA (EECS 247)

Final (180 minutes)

December 10-14, 2001


Exam is open-book, open-notes. Clearly mark results with box around. No credit for ambiguous solutions. Show derivations. Return this cover page. Good luck!


Name: Solution


PROBLEM	SCORE
1	
2	
3	
Total	

1. [40] Derive the Z-domain voltage transfer function H(z) of the following switched-capacitor filter for both phases ϕl and $\phi 2$. You may assume the op amp is ideal with infinite gain and bandwidth. Vin updates in $\phi 2$ and holds in ϕl . Vout changes during both ϕl and $\phi 2$.

- a) Derive $H_1(z) = Vout/Vin$ during phase $\phi 1$. [20]
- b) Derive $H_2(z) = Vout/Vin$ during phase $\phi 2$. [20]







Transition from $\phi_1 \rightarrow \phi_2$.

Sum charges on C_1 , C_3 , C_4 . Apply charge conservation: $V_i(n) G + V_{01}(n) (G_3 + G_4) = V_{02}(n) G_4$ $\Rightarrow V_i(z) G + V_{01}(z) (G_3 + G_4) = V_{02}(z) G_4 \qquad (*)$

#1. cont/d

Transition from \$\phi \to \to \to 1.
 Sum charges on \$C1\$, \$(z\$, \$C4\$. Apply charge conservation:
 Voz(n) \$(4 = V\(\frac{1}{2}(n+1))\$ (\$G(1/2)\$ + Vol(n+1)\$ (\$G(1/2)\$).

$$=> V_{02}(2) (4 = 2 V_{12}) (4 + (2) + 2 V_{01}(2) (4 (**))$$


Solve (*) and (**) together,

$$H_1(z) = \frac{V_{01}}{V_{i}}(z) = \frac{C_1 + C_2 - C_1 z^{-1}}{(C_3 + C_4) z^{-1} - C_4}$$

$$H_{2(2)} = \frac{V_{02}}{V_{\tilde{i}}(2)} = H_{1(2)} \left(1 + \frac{C_3}{4} \right) + \frac{C_1}{C_4}$$

$$= \frac{C_1 + C_2 - C_1 z^{-1}}{(C_3 + C_4) z^{-1} - C_4} \left(1 + \frac{C_3}{C_4} \right) + \frac{C_1}{C_4}$$

2. [20] In flash A/D converters, multi-stage preamp topology is usually adopted to reduce the comparator offset. In the following diagram, a three-stage cascaded inverter chain is used as the preamp. Assume AI = A2 = A3 = -4 and each inverter has an input referred offset voltage *Vosi*. The comparator (latch) has an offset of *Vos4*. The inverters are auto-zeroed (input and output shorted before comparison is performed) to reduce the offsets of themselves. You may assume all switches are ideal.




- a) Explain the functionality of capacitors C1 through C3. [5]
- b) Derive an expression for the total input-referred offset voltage due to all preamps and the latch. [10]
- c) If all offset voltages are roughly the same, which stage, in your opinion, contributes the most of the overall input-referred offset? Could you suggest a simple auto-zeroing circuit that further reduces this dominant offset error? [5]

a) storing offset voltages of A2 and A3.

b)
$$v_i = v_0 = Av_x$$
 $v_i = v_0 = Av_x$
 v_i


3

3. [40] The following circuit diagram shows a fast residue amplifier designed for digitally corrected 1-b/stage pipelined A/D converters. A single transistor amplifier exhibits very high speed, but suffers from finite DC gain effect and nonlinearity. Assume capacitors are perfectly matched (C1 = C2 = C). Input voltage is sampled in phase $\phi 1$ (note that the sampling operation also performs auto-zeroing) and amplified in phase $\phi 2$. In $\phi 2$, C2 is connected to either θ or Vref depends on the Vin value. If Vin is below Vref/2 (comparator decision $D = \theta$), then C2 is connected to θ ; if it is above Vref/2 (comparator decision D = 1), then Vref. Ignore all parasitics. Assuming the digital correction algorithm is not applied, answer the following questions:



- a) If the open-loop gain of the amplifier formed by MI and R is -A, derive a closed-form expression for the output residue voltage Vout in terms of Vin, Vref, and comparator decision D (you may assume Vgs of MI is 1V when ϕI is closed). [20] Hint: Note the quiescent biasing point of the amplifier is that when ϕI is closed. The open-loop gain is defined in terms of the signal swing where quiescent biasing is removed.
- b) Suppose we use this residue amplifier in the 1^{st} stage of a 10-bit pipelined A/D converter. If A = 40 is constant, how many missing codes are there around Vref/2 (assuming the following 9-bit converter is ideal and is designed to resolve out of range signals)? [20]

#3: a) cirmit in \$1:



sum charge on G2CZ,

circuit in
$$\phi_z$$
:

CI ER

O/Vref on C_z

VX

Edve D& D together,

$$V_{o} = \frac{V_{i}(C_{1}+C_{2}) - DV_{ref}C_{2} + \frac{V_{gs}(C_{1}+C_{2})}{A}}{Q + \frac{Q+C_{2}}{A}}$$

$$G = G = C = 2Vi - DVref + \frac{2Vas}{A}$$

$$= \frac{2Vi - DVref + \frac{2}{A}}{1 + \frac{2}{A}}$$

Vo =Vx

1

VTF of MIRR.

(Note in case A= 00, Vo = 2Vi - DVref, the ideal residue TF.)

b) measure jump at Vret/z of residue plot.

$$\Delta = \frac{\text{Vref} + \frac{2}{A}}{1 + \frac{2}{A}} - \frac{\frac{2}{A}}{1 + \frac{2}{A}} = \frac{\text{Vref}}{1 + \frac{2}{A}} = \frac{\text{Vref}}{1.05}$$

$$\Rightarrow$$
 # of missing codes = $\left(1 - \frac{V_{\text{ret}}}{1.05} / V_{\text{ret}}\right) \cdot 2^{0-1} \approx 24$

