

**UNIVERSITY OF CALIFORNIA**  
**College of Engineering**  
**NTU 776CA (EECS 247)**

**Final (180 minutes)**

**December 10-14, 2001**

Exam is open-book, open-notes. Clearly mark results with box around. No credit for ambiguous solutions. Show derivations. Return this cover page. Good luck!


Name: Solution

<b>PROBLEM</b>	<b>SCORE</b>
1	
2	
3	
<b>Total</b>	


1. [40] Derive the Z-domain voltage transfer function  $H(z)$  of the following switched-capacitor filter for both phases  $\phi_1$  and  $\phi_2$ . You may assume the op amp is ideal with infinite gain and bandwidth.  $V_{in}$  updates in  $\phi_2$  and holds in  $\phi_1$ .  $V_{out}$  changes during both  $\phi_1$  and  $\phi_2$ .

a) Derive  $H_1(z) = V_{out}/V_{in}$  during phase  $\phi_1$ . [20]


b) Derive  $H_2(z) = V_{out}/V_{in}$  during phase  $\phi_2$ . [20]



Circuit in  $\phi_1$



Circuit in  $\phi_2$



① transition from  $\phi_1 \rightarrow \phi_2$ .

Sum charges on  $C_1, C_3, C_4$ . Apply charge conservation:

$$V_i(n) C_1 + V_{o1}(n) (C_3 + C_4) = V_{o2}(n) C_4$$

$$\Rightarrow V_i(z) C_1 + V_{o1}(z) (C_3 + C_4) = V_{o2}(z) C_4 \quad (*)$$

#1. cont'd

② transition from  $\phi_2 \rightarrow \phi_1$ .

Sum charges on  $C_1, C_2, C_4$ . Apply charge conservation:

$$V_{02}(n) C_4 = V_i(n+1) (C_1 + C_2) + V_{01}(n+1) C_4$$


$$\Rightarrow V_{02}(z) C_4 = z V_i(z) (C_1 + C_2) + z V_{01}(z) C_4 \quad (**)$$

Solve (\*) and (\*\*) together,

$$H_1(z) = \frac{V_{01}}{V_i}(z) = \frac{C_1 + C_2 - C_1 z^{-1}}{(C_3 + C_4) z^{-1} - C_4}$$


$$\begin{aligned} H_2(z) &= \frac{V_{02}}{V_i}(z) = H_1(z) \left(1 + \frac{C_3}{C_4}\right) + \frac{C_1}{C_4} \\ &= \frac{C_1 + C_2 - C_1 z^{-1}}{(C_3 + C_4) z^{-1} - C_4} \left(1 + \frac{C_3}{C_4}\right) + \frac{C_1}{C_4} \end{aligned}$$

2. [20] In flash A/D converters, multi-stage preamp topology is usually adopted to reduce the comparator offset. In the following diagram, a three-stage cascaded inverter chain is used as the preamp. Assume  $A1 = A2 = A3 = -4$  and each inverter has an input referred offset voltage  $V_{osi}$ . The comparator (latch) has an offset of  $V_{os4}$ . The inverters are auto-zeroed (input and output shorted before comparison is performed) to reduce the offsets of themselves. You may assume all switches are ideal.




- a) Explain the functionality of capacitors  $C1$  through  $C3$ . [5]
- b) Derive an expression for the total input-referred offset voltage due to all preamps and the latch. [10]
- c) If all offset voltages are roughly the same, which stage, in your opinion, contributes the most of the overall input-referred offset? Could you suggest a simple auto-zeroing circuit that further reduces this dominant offset error? [5]

a) storing offset voltages of  $A2$  and  $A3$ .




So,  $V_{os,in} = \frac{4}{5} V_{os1} + \frac{V_{os4}}{64}$ .

c)  $V_{os1}$  is the dominant offset source.



3. [40] The following circuit diagram shows a fast residue amplifier designed for digitally corrected 1-b/stage pipelined A/D converters. A single transistor amplifier exhibits very high speed, but suffers from finite DC gain effect and nonlinearity. Assume capacitors are perfectly matched ( $C1 = C2 = C$ ). Input voltage is sampled in phase  $\phi1$  (note that the sampling operation also performs auto-zeroing) and amplified in phase  $\phi2$ . In  $\phi2$ ,  $C2$  is connected to either 0 or  $V_{ref}$  depends on the  $V_{in}$  value. If  $V_{in}$  is below  $V_{ref}/2$  (comparator decision  $D = 0$ ), then  $C2$  is connected to 0; if it is above  $V_{ref}/2$  (comparator decision  $D = 1$ ), then  $V_{ref}$ . Ignore all parasitics. Assuming the digital correction algorithm is not applied, answer the following questions:




a) If the open-loop gain of the amplifier formed by  $M1$  and  $R$  is  $-A$ , derive a closed-form expression for the output residue voltage  $V_{out}$  in terms of  $V_{in}$ ,  $V_{ref}$ , and comparator decision  $D$  (you may assume  $V_{gs}$  of  $M1$  is  $1V$  when  $\phi1$  is closed). [20]

*Hint: Note the quiescent biasing point of the amplifier is that when  $\phi1$  is closed. The open-loop gain is defined in terms of the signal swing where quiescent biasing is removed.*

b) Suppose we use this residue amplifier in the 1<sup>st</sup> stage of a 10-bit pipelined A/D converter. If  $A = 40$  is constant, how many missing codes are there around  $V_{ref}/2$  (assuming the following 9-bit converter is ideal and is designed to resolve out of range signals)? [20]


#3. a) circuit in  $\phi_1$ :



sum charge on  $C_1$  &  $C_2$ ,

$$Q(\phi_1) = (V_i - V_{gs})(C_1 + C_2)$$

circuit in  $\phi_2$ :




sum charge:  $Q(\phi_2) = (D V_{ref} - V_x) C_2 + (V_o - V_x) C_1$

Apply charge conservation law,  $Q(\phi_1) = Q(\phi_2)$  ①

Also note that in  $\phi_2$ :  $-A(V_x - V_{gs}) = V_o - V_{gs}$  ②

Solve ① & ② together,

$$V_o = \frac{V_i(C_1 + C_2) - D V_{ref} C_2 + \frac{V_{gs}(C_1 + C_2)}{A}}{C_1 + \frac{C_1 + C_2}{A}}$$



VTF of M1 & R.

$$\underline{G=C} = \frac{2V_i - D V_{ref} + \frac{2V_{gs}}{A}}{1 + \frac{2}{A}}$$

(Note in case  $A = \infty$ ,  $V_o = 2V_i - D V_{ref}$ , the ideal residue TF.)

b) Measure jump at  $V_{ref}/2$  of residue plot.

$$\Delta = \frac{V_{ref} + \frac{2}{A}}{1 + \frac{2}{A}} - \frac{\frac{2}{A}}{1 + \frac{2}{A}} = \frac{V_{ref}}{1 + \frac{2}{A}} = \frac{V_{ref}}{1.05}$$

$$\Rightarrow \# \text{ of missing codes} = \left(1 - \frac{V_{ref}/1.05}{V_{ref}}\right) \cdot 2^{10-1} \approx \underline{\underline{24}}$$

