



#3 Bit Reverser

Bit reversal can be achieved by wiring only:



Conditional bit reversal uses muxes:



Logic delay involves just the single mux $\therefore \tau = \mathcal{O}(1)$


Wire delay involves at least 1 wire whose length is $\propto n$. Wire delay is $\propto \text{length}^2 \therefore \hat{\tau} = \mathcal{O}(n^2)$

#2 Pop Count


①

Just need to sum up all the bits -
but must preserve the correct
bit "significance".

Here are 2 possible solutions using
just FA cells.




Output must be 4 bits.



#3


(2)



Remember of Cout has 2x significance

#1 Register File

①



#1

(2)

Notes:

- Multiple options exist for implementation of decoder, write enable & row select logic for write.
- Reading must be mux based - tri states permitted.
- Best solution uses "split FF design":
 - 2 transparent low input latches then 8 transparent high latches in the array OR
 - 8 transparent ^{low} latches in the array & 2 transparent latches at output,