

EECS 151/251A Spring 2023 Digital Design and Integrated Circuits

Instructor: John Wawrzynek

Lecture 8: Finite State Machines part 2



# Finite State Machines continued


# Finite State Machines (FSMs)

#### □ FSMs:


- Can model behavior of any sequential circuit
- Useful representation for designing sequential circuits
- As with all sequential circuits: output depends on present and past inputs
  - effect of past inputs represented by the current state

#### Behavior is represented by State Transition Diagram:

 traverse one edge per clock cycle.



# **FSM Implementation**



- □ Flip-flops form *state register*
- □ number of states  $\leq 2^{\text{number of flip-flops}}$
- □ CL (combinational logic) calculates next state and output
- □ Remember: The FSM follows exactly one edge per cycle.

Later we will learn how to implement in Verilog. Now we learn how to design "by hand" to the gate level.

## "Formal" By-hand Design Process


Review of Design Steps:

- 1. Specify circuit function (English)
- 2. Draw state transition diagram
- 3. Write down symbolic state transition table
- 4. Write down encoded state transition table
- 5. Derive logic equations
- 6. Derive circuit diagram

Register to hold state

Combinational Logic for Next State and Outputs

# **Combination Lock Example**




#### □ Used to allow entry to a locked room:

2-bit serial combination. Example 01,11:

- 1. Set switches to 01, press ENTER
- 2. Set switches to 11, press ENTER
- 3. OPEN is asserted (OPEN=1).

If wrong code, ERROR is asserted (after second combo word entry). Press Reset at anytime to try again.


### **Combinational Lock STD**




### Symbolic State Transition Table

RESET	ENTER	COM1	COM2	Preset State	Next State	OPEN	ERROR
0	0	*	*	START	START	0	0
0	1	0	*	START	BAD1	0	0
0	1	1	*	START	OK1	0	0
0	0	*	*	OK1	OK1	0	0
0	1	*	0	OK1	BAD2	0	0
0	1	*	1	OK1	OK2	0	0
0	*	*	*	OK2	OK2	1	0
0	0	*	*	BAD1	BAD1	0	0
0	1	*	*	BAD1	BAD2	0	0
0	*	*	*	BAD2	BAD2	0	1
1	*	*	*	*	START	0	0

Decoder logic for checking combination (01,11):




\* represents "wild card" - expands to all combinations



# **Encoded ST Table**

• Assign states: START=000, OK1=001, OK2=011 BAD1=100, BAD2=101

- Omit reset. Assume that primitive flip-flops has reset input.
- Rows not shown have don't cares in output, corresponding to invalid PS values.




What are the output functions for OPEN and ERROR?




### Moore Versus Mealy Machines

# **FSM Implementation Notes**

 All examples so far generate output based only on the present state, commonly called a "Moore Machine":



If output functions include both present state and input then called a "Mealy Machine":




# **Finite State Machines**


#### Example: Edge Detector Bit are received one at a time (one per cycle), such as: 000111010 time CI K IN -FSM **₊**ОIJТ Design a circuit that asserts its output for one cycle when the input bit stream changes from 0 to 1.


We'll try two different solutions: Moore then Mealy.


# **State Transition Diagram Solution A - Moore**




## Solution A, circuit derivation










OUT= PS<sub>1</sub> PS<sub>0</sub>


### Solution B - Mealy

Output depends not only on PS but also on input, IN



What's the intuition about this solution?

# **Edge detector timing diagrams**



- Solution A: both edges of output follow the clock
- Solution B: output rises with input rising edge and is asynchronous wrt the clock, output fails synchronous with next clock edge


# **FSM Comparison**

#### Solution A Moore Machine

- output function only of PS
- maybe <u>more</u> states
- synchronous outputs
  - Input glitches not send at output
  - one cycle "delay"
  - full cycle of stable output

#### Solution B Mealy Machine

- output function of both PS & input
- maybe fewer states
- asynchronous outputs
- *if input glitches, so does output*
- output immediately available
- output may not be stable long enough to be useful (below):




If output of Mealy FSM goes through combinational logic before being registered, the CL might delay the signal and it could be missed by the clock edge (or violate setup time requirement)

# FSM Moore and Mealy Implementation Review

#### **Moore Machine**


#### Mealy Machine



# Final Notes on Moore versus Mealy


- 1. A given state machine *could* have *both* Moore and Mealy style outputs. Nothing wrong with this, but you need to be aware of the timing differences between the two types.
- 2. The output timing behavior of the Moore machine can be achieved in a Mealy machine by "registering" the Mealy output values:

Mealy Machine



# State Assignment


- When FSM implemented with gate logic, number of gates will depend on mapping between symbolic state names and binary encodings
- Ex: combination lock FSM
  - □ 5 states, 3 bits
  - my assignment START=000, OK1=001, OK2=011, BAD1=100, BAD2=101
  - □ only one of 6720 3-bit
- 5 states = 8 choices for first state,
   7 for second, 6 for third, 5 for
   forth, 4 for last = 6720 different
   encodings




## **State Assignment**

Pencil & Paper Heuristic Methods

#### State Maps: similar in concept to K-maps If state X transitions to state Y, then assign "close" assignments to X and Y



# **State Encoding**



□ In general:


# of possible FSM states = 2# of Flip-flops
Example:


state1 = 01, state2 = 11, state3 = 10, state4 = 00

- However, sometimes more than log<sub>2</sub>(# of states)
   FFs are used, to simplify logic at the cost of more FFs.
- □ Extreme example is <u>one-hot state encoding</u>.

# State Encoding

- One-hot encoding of states.
- □ One FF per state.
- □ A single 1 moves from FF<sub>i</sub> to FF<sub>j</sub>
- representing state transition from S<sub>i</sub> to S<sub>j</sub>







- □ Why one-hot encoding?
  - Simple design procedure.
    - Circuit matches state transition diagram (example next page).
  - Often can lead to simpler and faster "next state" and output logic.
- Why not do this?
  - Can be costly in terms of Flip-flops for FSMs with large number of states.
- FPGAs are "Flip-flop rich", therefore one-hot state machine encoding is often a good approach.

## **One-hot encoded FSM**

Think about moving a single token from state to state.

Even Parity Checker Circuit:






*Circuit generated through direct inspection of the STD.* 


□ In General:

state FF

• FFs must be initialized for correct operation (only one 1)



## **One-hot encoded combination lock**





# **FSMs in Verilog**

# General FSM Design Process with Verilog Implementation


Design Steps:


- 1. Specify circuit function (English)
- 2. Draw state transition diagram
- 3. Write down symbolic state transition table
- 4. Assign encodings (bit patterns) to symbolic states
- 5. Code as Verilog behavioral description
- ✓ Use parameters to represent encoded states.
- ✓ Use register instances for present-state plus CL logic for next-state and outputs.
- ✓ Use case for CL block. Within each case section (state) assign all outputs and next state value based on inputs. Note: For Moore style machine make outputs dependent only on state not dependent on inputs.

# Finite State Machine in Verilog

#### Implementation Circuit Diagram

#### State Transition Diagram






Holds a symbol to keep value and next state based on input track of which bubble and current state. the FSM is in.

out = f(in, current state)

next state = f(in, current state)

# Finite State Machines module FSM1(clk, [rst,] in, out);




reg out; ---- out not a register, but assigned in always block
reg [1:0] next\_state; Combinational logic
signals for transition.
wire [1:0] present state;

// state register
REGISTER\_R #(.N(2), .INIT(IDLE)) state
(.q(present\_state), .d(next\_state), .rst(rst));

An always block should be used for combination logic part of FSM. Next state and output generation. in=0


### FSMs (cont.)



in=0

### **Edge Detector Example**

#### Mealy Machine




#### Moore Machine

REGISTER\_R #(.N(2), .INIT(ZERO)) state
(.q(ps), .d(ns), .rst(rst));

always @(ps in) case (ps) ZERO: begin IN=0 out = 1'b0;if (in) ns = CHANGE; else ns = ZERO; ZERO - IN=0 end OUT=0 CHANGE: begin out = 1'b1;IN=0if (in) ns = ONE;else ns = ZERO;CHANGE end ONE: begin OUT=1 out = 1'b0;if (in) ns = ONE;IN=1 else ns = ZERO;default: begin ONE out = 1'bx: OUT=0 ns = default;end IN=1

# FSM CL block (original)

```
always @(present state or in)
 case (present state)
  IDLE
         : begin
           out = 1'b0;
           if (in == 1'b1) next state = S0;
           else next state = IDLE;
         end
  S0
         : begin
           out = 1'b0;
           if (in == 1'b1) next state = S1;
           else next state = IDLE;
         end
  S1
         : begin
           out = 1'b1;
           if (in == 1'b1) next state = S1;
           else next state = IDLE;
           end
  default: begin
            next state = IDLE;
            out = 1'b0;
          end
 endcase
endmodule
```



The sequential semantics of the blocking assignment allows variables to be multiply assigned within a single always block.

#### in=0 FSM CL block rewritten IDLE in=0 out=0 in=0 in=1 in=1 \* for sensitivity list S0 **S1** always @\* out=0 begin out=1 ------Normal values: used unless next state = IDLE; in=1 specified below. out = 1'b0;case (state) : if (in == 1'b1) next state = S0; IDLE *S0* : if (in == 1'b1) next state = S1; Within case only need to **S1** : begin specify exceptions to the out = 1'b1;normal values. if (in == 1'b1) next state = S1; end default: ; endcase Note: The use of "blocking assignments" allow signal end values to be "rewritten", simplifying the specification. Endmodule