

EECS 151/251A
Spring 2023
Digital Design and Integrated
Circuits

Instructor: Wawrzynek

Lecture 3: Verilog 1: Combinational Logic Circuits

Outline



- Hardware DescriptionLanguage Overview
- □ Verilog Introduction

Announcements


- Problem Set one posted. Start soon!
 - □ Due next Monday (another out Friday)
- □ Contact me if you are still trying to get enrolled.



Hardware Description Languages

Design Entry

- Schematic entry/editing used to be the standard method in industry and universities.
- Schematics are intuitive. They match our use of gate-level or block diagrams.
- Somewhat physical. They imply a physical implementation.
- ® Require a special tool (editor).
- Unless hierarchy is carefully designed, schematics can be confusing and difficult to follow on large designs.



- Hardware Description Languages (HDLs) are the new standard
- except for PC board design, where schematics are still used.

Hardware Description Languages


Basic Idea:

- Language constructs describe circuits with two basic forms:
- <u>Structural descriptions</u>: connections of components. Nearly one-to-one correspondence to with schematic diagram.
- <u>Behavioral descriptions</u>: use highlevel constructs (similar to conventional programming) to describe the circuit function.
- Originally invented for simulation.
 - "logic synthesis" tools exist to automatically convert to gate level representation.
 - High-level constructs greatly improves designer productivity.
 - However, this may lead you to falsely believe that hardware design can be reduced to writing programs*

```
"Structural" example:
Decoder (output \dot{x}0, x1, x2, x3;
   inputs a,b)
      wire abar, bbar;
      inv(bbar, b);
      inv(abar, a);
      and (x0, abar, bbar);
      and (x1, abar, b);
      and(x2, a, bbar);
      and (x3, a, b);
"Behavioral" example:
Decoder (output x0,x1,x2,x3;
   inputs a,b)
      switch [a b]
         case 00: [x0 \ x1 \ x2 \ x3] = 0x8;
         case 01: [x0 \ x1 \ x2 \ x3] = 0x4;
        case 10: [x0 \ x1 \ x2 \ x3] = 0x2;
         case 11: [x0 \ x1 \ x2 \ x3] = 0x1;
      endswitch;
```

Warning: this is a fake HDL!

Sample Design Methodology



Note: This in not the entire story. Other tools are useful for analyzing HDL specifications. More on this later.

Some Hardware Description Languages

Verilog:

- Simple C-like syntax for structural and behavior hardware constructs
- Mature set of commercial tools for synthesis and simulation
- Used in EECS 151 / 251A

VHDL:

- Semantically very close to Verilog
- More syntactic overhead
- Extensive type system for "synthesis time" checking

System Verilog:

- Enhances Verilog with strong typing along with other additions
- Somewhat less mature tool-flow

BlueSpec:

- Invented at MIT
- Originally built within the Haskell programming language
- Now available commercially: <u>bluespec.com</u>

Chisel:

- Developed at UC Berkeley
- Used in CS152, CS250
- Available at: <u>www.chisel-lang.org</u>



Verilog Introduction

Verilog Introduction

- □ A module definition describes a component in a circuit
- □ Two ways to describe module contents:
 - Structural Verilog
 - List of sub-components and how they are connected
 - Just like schematics, but using text
 - You get precise control over circuit details
 - May be necessary to map to special resources of the FPGA/ASIC
 - Behavioral Verilog
 - Describe what a component does, not how it does it
 - May be simpler to write than structural description
 - Synthesized into a circuit that has this behavior
 - Result is only as good as the tools
- □ Build up a hierarchy of modules. Top-level module is your entire design (or the environment to test your design).
- □ Common approach is to use behavioral descriptions for "leaf cells" and structural to build hierarchy.

Verilog Modules and Instantiation

- Modules define circuit components.
- Instantiation defines hierarchy of the design.

```
module addr_cell (a, b, cin, s, cout);

input a, b, cin;
output s, cout; port declarations (input, output, or inout)

module body

endmodule

module adder (A, B, S); Instance of addr_cell

addr_cell acl ( ... connections ...);

endmodule
```

Note: A module is not a function in the C sense. There is no call and return mechanism. Think of it more like a hierarchical data structure.

Note: Verilog syntax allows port declarations in port list.

Structural Model - XOR example


module name


```
module xor gate (out, a, b);
              a, b;
    input
                                            port declarations
    output out;
                                           internal signal
    wire
               aBar, bBar, t1, t2;
                                           declarations
Built-in gates
                              instances
    not invA (aBar, a);
    not invB (bBar, b);
                                                        t1
                                                   and1
    and and1 (t1, a, bBar);
                                                              out
    and and2 (t2, b, aBar);
                                                           or1
                                               aBar
    or or1 (out, t1, t2);
                                                   and2
 endmodule
                          Interconnections (note output is first)
           Instance name
```

Notes:

- The instantiated gates are not "executed". They are active always.
- xor gate already exists as a built-in (so really no need to define it).

Structural Example: 2-to1 mux







- a) 2-input mux symbol
- b) 2-input mux gate-level circuit diagram

```
/* 2-input multiplexor in gates */
module mux2 (in0, in1, select, out);
   input in0,in1,select;
                                               C++ style
   output out;
                                                comments
                     Built-ins don't need
   wire s0,w0,w1;
                       Instance names
                                            Multiple instances can
   not (s0, select);
                                            share the same
   and (w0, s0, in0),
                                            "master" name.
        (w1, select, in1);
   or (out, w0, w1);
                                       Built-ins gates can
                                       have > 2 inputs. Ex:
                                       and (w0, a, b, c, d);
endmodule // mux2
```

Instantiation, Signal Array, Named ports





/* 2-input multiplexor in gates */
module mux2 (in0, in1, select, out);
 input in0,in1,select;
 output out;
 wire s0,w0,w1;
 not (s0, select);
 and (w0, s0, in0),
 (w1, select, in1);
 or (out, w0, w1);
endmodule // mux2

a) 4-input mux symbol

b) 4-input mux implemented with 2-input muxes

Simple Behavioral Model

```
module foo (out, in1, in2);
input in1, in2;
output out;

assign out = in1 & in2;
endmodule

module foo (out, in1, in2);
input in1, in2;

"continuous assignment"

Connects out to be the logical
"and" of in1 and in2.
```


The assignment continuously happens, therefore any change on the rhs is reflected in out immediately (except for the small delay associated with the implementation of the &).

Not like an assignment in C that takes place when the program counter gets to that place in the program.

Example - Ripple Adder

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci | a&b | b&cin;
```



a2 b2

a1 b1

endmodule

```
module Adder(A, B, R);
input [3:0] A;
input [3:0] B;
output [4:0] R;

wire c1, c2, c3;
FullAdder
add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1), .r(R[0])),
add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
endmodule
```

a3 b3

a0 b0

FΑ

 $r \square$

Verilog Operators

Verilog Operator	Name	Functional Group
0	bit-select or part-select	
()	parenthesis	
!	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction
+ -	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic
{}	concatenation	Concatenation
{{ }}	replication	Replication
* / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic
+	binary plus binary minus	Arithmetic Arithmetic
<< >>	shift left shift right	Shift Shift

. > >= < <=	greater than Relational greater than or equal to Relational Relational less than requal to Relational	
== !=	logical equality logical inequality	Equality Equality
=== !==	case equality case inequality	Equality Equality
&	bit-wise AND	Bit-wise
^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
l	bit-wise OR	Bit-wise
&&	logical AND	Logical
	logical OR	Logical
?:	conditional Conditional	

Verilog Numbers

Constants:

```
14 ordinary decimal number
-14 2's complement representation
12'b0000 0100 0110 binary number ("_" is ignored)
12'h046 hexadecimal number with 12 bits
Signal Values:
By default, Values are unsigned
       e.g., C[4:0] = A[3:0] + B[3:0];
       if A = 0110 (6) and B = 1010 (treated as 10 not -6)
         C = 10000 \text{ not } 00000
       i.e., B is zero-padded, not sign-extended
wire signed [31:0] x;
```

Declares a signed (2's complement) signal array.



Verilog Assignment Types

Continuous Assignment Examples

```
wire [3:0] A, X,Y,R,Z;
                                     wire [7:01 P;
                                     wire r, a, cout, cin;
assign R = X \mid (Y \& \sim Z);
assign r = \&X; example reduction use of bit-wise Boolean operators
assign R = (a == 1'b0) ? X : Y; ____ conditional operator
assign P = 8'hff; example constants
assign P = X * Y; ____ arithmetic operators (use with care!)
assign P[7:0] = \{4\{X[3]\}, X[3:0]\}; (ex: sign-extension)
assign \{cout, R\} = X + Y + cin; bit field concatenation
assign Y = A \ll 2; — bit shift operator
assign Y = \{A[1], A[0], 1'b0, 1'b0\}; \leftarrow equivalent bit shift
```

Non-continuous Assignments

A bit strange from a hardware specification point of view. Shows off Verilog roots as a simulation language.

"always" block example:

```
module and or gate (out, in1, in2, in3);
  input
           in1, in2, in3;
  output
            out;
                          "reg" type declaration, needed for always
              out;
  reg
                          block assignment. Not really a register in
                           this case. Just a Verilog idiosyncrasy.
 always @(in1 or in2 or in3) begin
      out = (in1 & in2) | in3;
                                              "sensitivity" list,
 end
               ' keyword
                                            triggers the action in
                                                 the body.
endmodule
                            -brackets multiple statements (not
                               necessary in this example.
Isn't this just: assign out = (in1 & in2) | in3;?
                                         Why bother?
```

Always Blocks

Always blocks give us some constructs that are impossible or awkward in continuous assignments.

case statement example:

```
module mux4 (in0, in1, in2, in3, select, out);
   input in0,in1,in2,in3;
   input [1:0] select;
   output out;
          out;
   req
  always @ (in0 in1 in2 in3 select)
     |case| (select)
       ----- 2'b00: out=in0;
                                       The statement(s) corresponding
keyword 2'b01: out=in1;
                                       to whichever constant matches
             2'b10: out=in2;
                                           "select", get applied.
             2'b11: out=in3;
      endcase
endmodule // mux4
```

Couldn't we just do this with nested "if"s?

Well yes and no!

Always Blocks

Nested if-else example:

```
module mux4 (in0, in1, in2, in3, select, out);
  input in0,in1,in2,in3;
  input [1:0] select;
  output out;
  reg out;


always @ (in0 in1 in2 in3 select)
    if (select == 2'b00) out=in0;
    else if (select == 2'b01) out=in1;
        else if (select == 2'b10) out=in2;
        else out=in3;
endmodule // mux4
```

Nested if structure leads to "priority logic" structure, with different delays for different inputs (in3 to out delay > than in0 to out delay). Case version treats all inputs the same.

Defining Processor ALU in 5 mins

- Modularity is essential to the success of large designs
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (« and »), etc.

Example: A 32-bit ALU



Function Table

F2	F1	F0	Function
0	0	0	A + B
0	0	1	A + 1
0	1	0	A - B
0	1	1	A - 1
1	0	X	A * B

Module Definitions

```
3-to-1 MUX
             2-to-1 MUX
   module mux32two(i0,i1,sel,out);
                                           module mux32three(i0,i1,i2,sel,out);
    input [31:0] i0,i1;
                                            input [31:0] i0,i1,i2;
    input sel;
                                           input [1:0] sel;
   output [31:0] out;
                                           output [31:0] out;
                                           reg [31:0] out:
   assign out = sel ? i1 : i0;
                                           always @ (i0 or i1 or i2 or sel)
                                           begin
   endmodule
                                             case (sel)
                                               2'b00: out = i0;
     32-bit Adder
                                               2'b01: out = i1:
module add32(i0,i1,sum);
                                               2'b10: out = i2:
                                                default: out = 32'bx:
input [31:0] i0,i1;
                                             endcase
output [31:0] sum:
                                           end
                                           endmodule
assign sum = i0 + i1;
                                                            16-bit Multiplier
                   32-bit Subtracter
endmodule
                                                   module mul16(i0,i1,prod);
              module sub32(i0,i1,diff);
                                                   input [15:0] i0,i1;
               input [31:0] i0,i1;
                                                   output [31:0] prod:
               output [31:0] diff:
                                                   // this is a magnitude multiplier
               assign diff = i0 - i1;
                                                   // signed arithmetic later
                                                   assign prod = i0 * i1;
               endmodule
                                                                              25
                                                   endmodule
```

Top-Level ALU Declaration

```
□ Given submodules:
    module mux32two(i0,i1,sel,out);
    module mux32three(i0,i1,i2,sel,out);
    module add32(i0.i1.sum);
    module sub32(i0,i1,diff);
    module mul16(i0,i1,prod);
   Declaration of the ALU Module:
module alu(a, b, f, r);
```

```
input [31:0] a, b;
input [2:0] f;
output [31:0] r;
wire [31:0] addmux_out, submux_out;
wire [31:0] add_out, sub_out, mul_out;
mux32two
```

```
A[31:0]
          B[31:0]
32'd1
         32'd1
                     F[0]
                           F[2:0]
     00 01 10
     R[31:0]
```

intermediate output nodes

```
adder_mux(.io(b), .i1(32'd1), .sel(f[0]), .out(addmux_out));
mux32two
           sub_mux(.io(b), .i1(32'd1), .sel(f[0]), .out(submux_out));
add32
           'our_adder(.i0(a), .i1(addmux_out), .sum(add_out));
sub32
           jour_subtracter(.i0(a), .i1(submux_out), .diff(sub_out));
\mu116
           'our_multiplier(.i0(a[15:0]), .i1(b[15:0]), .prod(mul_out));
mux32three_output_mux(.i0(add_out), .i1(sub_out), .i2(mul_out), .sel(f[2:1]), .out(r));
```

endmodule

module names


(unique) instance names

corresponding wires/regs in module alu

Top-Level ALU Declaration, take 2

- □ No Hierarchy:
- Declaration of the ALU Module:

```
module alu(a, b, f, r);
  input [31:0] a, b;
  input [2:0] f;
  output [31:0] r;
  always @ (a or b or f)
    case (f)
      3'b000: r = a + b;
      3'b001: r = a + 1'b1;
      3'b010: r = a - b;
      3'b011: r = a - 1'b1;
      3'b100: r = a * b;
      default: r = 32'bx;
    endcase
endmodule
```



Will this synthesize into 2 adders and 2 subtractors or 1 of each?

Review - Ripple Adder Example

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci + a&b + b&cin;
endmodule
FA
```

```
a3 b3
                                      a2 b2
                                               a1 b1
                                                        a0 b0
module Adder(A, B, R);
                              FΑ
                                       FΑ
                                                 FΑ
                                                          FΑ
  input [3:0] A;
  input [3:0] B;
  output [4:0] R;
                                r3
                                         r2
                                                   r 1
  wire c1, c2, c3;
  FullAdder |
  add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1), .r(R[0])),
 add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
 add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
  add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
endmodule
```

Example - Ripple Adder Generator

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing.

```
Declare a parameter with default value.
module Adder(A, B, R);
                        Note: this is not a port. Acts like a "synthesis-time" constant.
 parameter N = 4;
  input [N-1:0] A;
                        --- Replace all occurrences of "4" with "N".
  input [N-1:0] B;
  output [N:0] R;
                       variable exists only in the specification - not in the final circuit.
  wire [N:0] C;
                            Keyword that denotes synthesis-time operations
 genvar i;
                                For-loop creates instances (with unique names)
 generate
    for (i=0; i<N; i=i+1) begin:bit
      FullAdder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));
   end
  endgenerate
                                  Adder adder4 ( ... );
  assign C[0] = 1'b0;
                                  Adder #(.N(64))
                                                          Overwrite parameter
  assign R[N] = C[N];
                                  adder64 ( ... );
                                                        N at instantiation.
endmodule
```

More on Generate Loop

Permits variable declarations, modules, user defined primitives, gate primitives, continuous assignments, initial blocks and always blocks to be instantiated multiple times using a for-loop.

```
// Gray-code to binary-code converter
module gray2bin1 (bin, gray);
                                                variable exists only in
    parameter SIZE = 8;
                                               the specification - not in
    output [SIZE-1:0] bin;
                                                   the final circuit.
    input [SIZE-1:0] gray;
                                               Keywords that denotes
   genvar i;
                                              synthesis-time operations
   generate for (i=0; i<SIZE; i=i+1) begin:bit
                                                     For-loop creates instances
      assign bin[i] = ^gray[SIZE-1:i];
                                                           of assignments
    end endgenerate
                                                      Loop must have constant
  endmodule
                                                              bounds
```

generate if-else-if based on an expression that is deterministic at the time the design is synthesized.

generate case: selecting case expression must be deterministic at the time the design is synthesized.

Verilog in EECS 151/251A

- □ We use behavioral modeling at the bottom of the hierarchy
- □ Use instantiation to 1) build hierarchy and, 2) map to FPGA and ASIC resources not supported by synthesis.
- □ Favor continuous assign and avoid always blocks unless:
 - no other alternative: ex: state elements, case
 - helps readability and clarity of code: ex: large nested if else
- □ Use named ports.
- Verilog is a big language. This is only an introduction.
 - Complete IEEE Verilog-Standard document (1364-2005) linked to class website.
 - Harris & Harris book chapter 4 is a good source.
 - Be careful of what you read on the web. Many bad examples out there.
 - We will be introducing more useful constructs throughout the semester. Stay tuned!