

EECS 151/251A
Spring 2023
Digital Design and
Integrated Circuits

Instructors: Wawrzynek

Lecture 10: CMOS2


Announcements



CMOS Transistors

Transistor Strength and Symmetry


1. Transistor "strength" proportional to W/L. In digital circuits, L is almost always minimal allowed by process.



2. MOS transistors are symmetrical devices (Source and drain are interchangeable). But usually designed to be used in one direction.


For nFET, source is the node w/ the lowest voltage. For pFET source is node with highest voltage.

MOS Transistor as a Resistive Switch




Let's look beneath the abstraction: origins of **V**_T and **R**_{on}

MOSFET Threshold Voltage





Transistor "turns on" when V_{gs} is > V_{t} .



Transistor "resistance"


□ Nonlinear I/V characteristic:






But, linearizing makes all delay and power calculations simple (usually just 1st order ODEs):

ON/OFF Switch Model of MOS Transistor




Plot on a "Log" Scale to See "Off" Current





Process engineers can:

increase lon by lowering V_t - but that raises loff decrease loff by raising V_t - but that lowers lon.




Latest Modern Process






Transistor channel is a raised fin.

Gate controls channel from sides and top.




A More Realistic Switch




A Logic Perspective


NMOS Transistor



A Complementary Switch




PMOS Transistor




Remember, source is the node w/ the highest voltage.

The CMOS Inverter: A First Glance



Represents the sum of all the capacitance at the output of the inverter and everything to which it connects: (drains, interconnections gate capacitance of next gate(s))

The Switch Inverter First-Order DC Analysis*



^{*}First-order means we will ignore Capacitance.




Switch logic

Static Logic Gate

 At every point in time (except during the switching transients) each gate output is connected to either V_{DD} or V_{GND} via a low resistive path.


The output of the gate assumes at all times the value of the Boolean function implemented by the circuit (ignoring, once again, the transient effects during switching periods).

Example: CMOS Inverter



Building logic from switches (NMOS)


Series



AND

$$Y = X \text{ if } A \text{ AND } B$$

Parallel




OR

$$Y = X \text{ if } A \text{ OR } B$$

(output undefined if condition not true)

Logic using inverting switches (PMOS)


Series



NOR

$$Y = X \text{ if } \overline{A} \text{ AND } \overline{B}$$
$$= \overline{A + B}$$

Parallel



NAND


$$Y = X \text{ if } \overline{A} \text{ OR } \overline{B}$$

= \overline{AB}

(output undefined if condition not true)


Example Gate: NAND

	A	В	Out			
	0	0	1			
	0	1	1			
	1	0	1			
	1	1	0			
Truth Table of a 2 input NAND						
gate						



- \square PDN: G = AB \Rightarrow Conduction to GND
- □ PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}

Static Complementary CMOS



PUN and PDN are dual logic networks:


series connections in the PUN are parallel connections in the PDN parallel connections in the PUN are series connection sin the PDN

PUN and PDN functions are complements:

guarantees they are mutually exclusive, under all input values, one or the other is conductive, but never both!


Example Gate: NOR

	A	В	Out			
	0	0	1			
	0	1	0			
	1	0	0			
	1	1	0			
Truth Table of a 2 input NOR gate						




Complex CMOS Gate


$$OUT = D + A \cdot (B + C)$$



Graph Models for Duals





Non-inverting logic



PUN and PDN are dual logic networks
PUN and PDN functions are complementary

Switch Limitations





$$V_{DD} = \begin{array}{c} V_{DD} \rightarrow 0 \\ \downarrow C_{L} \end{array}$$

$$\begin{array}{c} I \rightarrow 0 \\ \downarrow C_{L} \end{array}$$


$$V_{GS} = \bigcup_{D} V_{DD} \rightarrow |V_{Tp}|$$

$$p-type \ pulldown$$

$$Bad \ 0$$

Tough luck ...


"Static" CMOS gates



Static CMOS gates are always inverting

Transmission Gate

- Transmission gates are the way to build ideal "switches" in CMOS.
- ☐ In general, for an ideal switch, both transistor types are needed:
 - ☐ nFET to pass zeros.
 - □ pFET to pass ones.
- ☐ The transmission gate is bi-directional (unlike logic gates).




Does not directly connect to Vdd and GND, but can be combined with logic gates or buffers to simplify many logic structures.


Transmission-gate Multiplexor


2-to-1 multiplexor:

$$c = sa + s'b$$



Switches simplify the implementation:






Compare the cost to logic gate implementation.

Care must be taken to not string together many pass-transistor stages.

Occasionally, need to "rebuffer" with static gate.

29

4-to-1 Transmission-gate Mux




- □ The series connection of passtransistors in each branch effectively forms the AND of s1 and s0 (or their complement).
- Compare cost to logic gate implementation


Any alternate solutions?

Alternative 4-to-1 Multiplexor


- This version has less delay from in to out.
- □ In both versions, care must be taken to avoid turning on multiple paths simultaneously (shorting together the inputs).




Tri-state Buffers



Variations:




Inverting buffer




Inverted enable







transmission gate provide the isolation: usually designed this way




Tri-state Buffers



Tri-state buffers enable "bidirectional" connections.




Tri-state buffers are used when multiple circuits all connect to a common node or wire. Only one circuit at a time is allowed to drive the bus. All others "disconnect" their outputs, but can "listen".





Tri-state Based Multiplexor

Multiplexor:




If s=1 then c=a else c=b







Transistor Circuit for inverting-multiplexor:




Latches and Flip-flops

Positive Level-sensitive *latch*:






Latch Implementation:




When the clock is high, the latch is "transparent"


Positive edge-triggered flip-flop




Sensing: When clock is low




Capture: When clock goes high



Return to sensing: When clock is low



Tri-state-Inverter Latch



Negative Level-sensitive latch:

- Commonly used in standard cell flip-flops.
- □ More transistors than pass-transistor version, but more robust.
- □ Lays out well with modern layout rules.