


EECS 151/251A Homework 5

Due Monday, Feb 27, 2023

Problem 1: Standard Cell Layout Reverse Engineering


Write a transistor-level schematic of the following layout. What does it implement?



Solution:


Dtype flip-flop.

Schematic:




Problem 2: CMOS

Complete the following CMOS schematic with inputs a, b, c, d, e and output f . Also, write a Boolean expression of the output f .



Solution:	
Function:	$f = (ab + cd + aed + bce)'$ (1)
Schematic:	



Problem 3: CMOS 2


Write a CMOS schematic for $f = a'b' + b'c' + c'a'$.

Solution:

Function:

$$f' = (a + b)(b + c)(c + a) = ab + bc + ca = a(b + c) + bc \tag{2}$$

Schematic:




Problem 4: MOS Characteristics


Using 32nm predictive LTSpice model at http://ptm.asu.edu/modelcard/LP/32nm_LP.pm (this is different from the one we used in HW1!), measure I_{DS} vs. V_{DS} for $V_{GS} = \{0V, 0.1V, \dots, 1V\}$. Sweep V_{DS} from 0V to 1V. Create four plots for $\{0.1 \mu\text{m wide NMOS}, 0.05 \mu\text{m wide NMOS}, 0.1 \mu\text{m wide PMOS}, 0.05 \mu\text{m wide PMOS}\}$. Set the voltages to negative for PMOS. Also, attach the screenshot of your schematic.

Solution:


Schematic:




0.1 μm wide NMOS:




0.05 μm wide NMOS:



0.1 μm wide PMOS:




0.05 μm wide PMOS:




Problem 5: Switch Network

Write a truth table of the following switch network with inputs x_0, x_1 and outputs y_0, y_1, y_2 .



Here, switches are transmission gates as shown below.




Solution:

x_1	x_0	y_2	y_1	y_0
0	0	0	0	1
0	1	0	1	0
1	0	0	1	0
1	1	1	0	0

Problem 6: Circular Shifter


Write a schematic of 4-bit circular shifter using only 16 switches and wires (the specification of switches was given in the previous problem). The 4-bit circular shifter performs left circular shifts on a 4-bit input signal $\{x_3, x_2, x_1, x_0\}$ and outputs the result as $\{y_3, y_2, y_1, y_0\}$, where the shift amount is given as another 2-bit input signal $\{s_1, s_0\}$ in a binary number. For example, for input $\{x_3, x_2, x_1, x_0\} = 4'b1001$ and $\{s_1, s_0\} = 2'd3$, it outputs $\{y_3, y_2, y_1, y_0\} = 4'b1100$.

Solution:




Problem 7: Delay Flip-Flop

Consider the following flip-flop.



Complete the following waveform for P and Q . Assume each inverter causes 0.5 time unit delay, while transmission gates cause no delay. Dashed lines are written per unit time.



Solution:

