EECS 151 Disc 7

Rahul Kumar (session 1) Yukio Miyasaka (session 2)



Contents

• Practice midterm problems



Lookup Tables (SP 20)

FPGAs Logic Block [5pts] Using nothing other than 3-LUTs, demonstrate how you would construct a 6-LUT. Label your inputs $x_0, x_1, ..., x_5$, and output as y.



Lookup Tables (SP 20)



In this problem you are asked to design and analyze a 4-input static CMOS gate that implements:

$$f = ab + cd$$

Your approach will be to use a composition of a single gate that implements \overline{f} followed by an inverter.

(a) Show your circuit diagram for f.







(b) Size the transistors in your \overline{f} gate so that each input has the same capacitance as a unit sized inverter, and derive the equation for worst case delay. Assume that the resistance per unit width for pFETs is twice that of nFETs. Also size the transistors so that the rise and fall times are equivalent.

This (transistor sizing) is out of scope







(c) Now, assuming that your output inverter is unit sized, derive a delay equation for the composite gate.

It will be given that the unit sized inverter has

- resistance R_N/W
- input capacitance 3WC_c
- parasitic capacitance $3W\gamma C_{G}$

Remember in this problem PMOS has 2x resistance than NMOS



Your gate:

- resistance 2R_N/W
- input capacitance 3WC_G
- parasitic capacitance $6 \tilde{W} \gamma C_{G}$





$$\begin{split} t_{p,inv} &= t_{p_0} \left(1 + \frac{f}{\gamma} \right) \quad \text{where } \mathbf{t}_{p_0} = 0.69 \; \mathsf{R}_{\mathsf{N}} \; 3\gamma \mathsf{C}_{\mathsf{G}} \\ t_{p,\overline{f}} &= 0.69 \left(\frac{2R_N}{W} \right) (C_{int} + C_L) \\ &= 0.69 \left(\frac{2R_N}{W} \right) (6W\gamma C_G + C_L) \\ &= 0.69 \left(\frac{2R_N}{W} \right) (3W\gamma C_G) \left(2 + \frac{C_L}{3W\gamma C_G} \right) \\ &= t_{p_0} 2 \left(2 + \frac{C_L}{3W\gamma C_G} \right) \\ &= t_{p_0} \left(4 + \frac{2C_L}{3W\gamma C_G} \right) \\ &= t_{p_0} \left(4 + \frac{2f}{\gamma} \right) \end{split}$$

Because f for your gate is 1 (input capacitances are both $3WC_G$) $t_{p,\overline{f}} = t_{p0} \left(4 + \frac{2}{\gamma}\right)$

By taking the sum of delays

$$t_p = t_{p0} \Big(5 + \frac{2}{\gamma} + \frac{f}{\gamma} \Big)$$

where f is ratio of load capacitance over input capacitance of unit inverter



(d) You realize that you might be able to scale up the size of the output inverter for better performance—a 4X inverter seems like a good choice. Derive a delay equation for this new composite gate.



$$t_{p,\overline{f}} = t_{p0} \left(4 + \frac{2f}{\gamma} \right)$$

Now inverter is 4x larger, f = 4.

$$t_{p,\overline{f}} = t_{p0} \Big(4 + \frac{8}{\gamma} \Big)$$

Then total delay is

$$t_p = t_{p0} \Big(5 + \frac{8}{\gamma} + \frac{f}{\gamma} \Big)$$



FSMs and State Encoding (SP 21)

Some particular sequential circuit has a 3-bit output labeled $[x_2, x_1, x_0]$. It outputs a new value on each clock cycle in the following repeating sequence:

3, 2, 5, 7, 6, 1, 4, 3, 2, ...

Using flip-flops and 2-input ANDs and ORs, and, if needed, inverters. Derive a circuit with this behavior. Optimize for cost by trying to minimize the number of logic gates. Show your work. *Hint: think about this as a FSM*.



FSMs and State Encoding (SP 21)

In binary, the sequence, encoded as $\{x_2, x_1, x_0\}$, is 011, 010, 101, 111, 110, 001, 100, 011, 010.

Let x be output and y be input of the FFs.

| x2 | x1 | x0 | y2 | y1 | y0 |
|----|----|----|----|----|----|
| 0 | 0 | 0 | - | - | - |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |





FSMs and State Encoding (SP 21)

$$\mathsf{y0} = x_2 \bar{x_1} + \bar{x_0}$$

$$y_1 = x_2 \bar{x_1} + x_1 x_0$$

y2 =
$$\bar{x_1}x_0 + x_2x_0 + \bar{x_2}\bar{x_0}$$





Layout (SP 21)

Consider the layout shown below.

- (a) Extract the transistor level circuit diagram and sketch it.
- (b) Write an Boolean expression for its function.
- (c) Is there a common name for this function?





Layout (SP 21)





Layout (SP 21) VDD а b а b-С -X а а D b VSS



Layout (SP 21)

Majority vote:

x = ab + ac + bc

