# EECS 151 Disc 6 

 Rahul Kumar (session 1)Yukio Miyasaka (session 2)

## Contents

- FF Timing
- Retiming
- Gate Sizing (Inverter Chain)
- Elmore Delay
- Rebuffering
- Transistor Sizing (SPICE Simulation)


## Flip-Flops

Setup time: Time needed for D to overwrite the first loop
Clk-q delay: The signal needs to pass some transistors from P to Q
Hold time: Clock signal might arrive late, so D needs to be stable a little longer


## Retiming

Clock period >= clk-q delay + critical path delay + setup time
(Hold time is important when it is larger than clk-q delay, where the next cycle signal may arrive too fast. We need some buffers to delay the signal in that case.)

## Example: Retiming



## Example: Retiming



## Example: Retiming



## Example: Retiming

Move FF to fanin


We cannot do anything more because of loop (depends on init values of FFs)
(What if they are initialized to 0?)

## Berkeley

## Gate Sizing

Driving a large capacitor with a small gate is slow.

Driving a large capacitor with a large gate is fast... but then we also need to drive the large gate.

## Inverter Chain

Solution: use N stages. How many?

- Large N : delay dominated by accumulation of delay from each stage
- Small N: delay dominated by slow capacitor charging.

Optimal N is somewhere in the middle.

## Example: Inverter Chain

Design an inverter chain to drive a 512 fF load capacitor.
First stage has 2 fF input capacitance.

Assume:

- Gamma $=1.5$, optimal fanout is 4

$$
\left\{\begin{array}{l}
t_{p}=N \cdot t_{p 0}(1+\sqrt[\nu]{F} / \gamma) \\
\gamma+\sqrt[\nu]{F}-\frac{\sqrt[y]{F} l n F}{N}=0 \\
f=e^{(1+\gamma / f)} \quad f=\sqrt[N]{F}
\end{array}\right.
$$

## Solution: Inverter Chain

Design an inverter chain to drive a 512 fF load capacitor.
First stage has 2 fF input capacitance.

$$
\begin{gathered}
f=N / F \\
4=\sqrt[N]{ }(512 / 2)=N \sqrt{ } 256
\end{gathered}
$$

Gives $\mathrm{N}=4$, so use 4 inverters.

## Elmore Delay

We have only considered delay of gates
Wires also cause some delay, especially in recent technologies
Elmore delay:

- For each resistance on the path, multiply its value by sum of all dependent capacitance
- Sum up all products


## Example: Elmore Delay



## Example: Elmore Delay

Delay $/ \operatorname{In} 2=R 1(C 1+C 2+C 3+C 4+C 5+C 6)$

$$
\begin{aligned}
& +R 2(C 2+C 3+C 4+C 5+C 6) \\
& +R 3(C 3+C 4) \\
& +R 4(C 4)
\end{aligned}
$$

If you are calculating delay over multiple gates, just sum up their delays


## П (PI) model



$\pi$-model

## Rebuffering

Partition a long wire and drive each piece by a new buffer (or inverter) Buffer:
(Cin, Rb, Cb)



Delay $/ \mathrm{In} 2=\mathrm{Rg}(\mathrm{Cg}+\mathrm{C}+\mathrm{Cl})+\mathrm{R}(\mathrm{C} / 2+\mathrm{Cl})$

$$
\begin{aligned}
\text { Delay } / \mathrm{In} 2 & =\mathrm{Rg}(\mathrm{Cg}+\mathrm{C} / 2+\mathrm{Cin})+(\mathrm{R} / 2)(\mathrm{C} / 4+\mathrm{Cin}) \\
& +\mathrm{Rb}(\mathrm{Cb}+\mathrm{C} / 2+\mathrm{Cl})+(\mathrm{R} / 2)(\mathrm{C} / 4+\mathrm{Cl})
\end{aligned}
$$

Homework: Generalize this to N partitions and find the best N using its derivative

## Transistor Sizing

We can reduce delay by adjusting gate sizes
Increasing gate size means increasing size of all transistors inside uniformly

How about relative sizes of transistors in a gate?

## Transistor Sizing

Usually PMOS is weaker (more resistance)

- We need to make them wider than NMOS
- This balances high-to-low and low-to-high delay

If transistors are connected in a series, their resistance is accumulated

- We need to make them wider than other parallel transistors
- This balances delay for different input patterns


## SPICE Simulation



## Berkeley

## Plot of I/O of the 2nd Inverter



Measure the time between Vdd/2 points

## PMOS Sizing

## Smaller PMOS:

Larger high-to-low delay

Why?
Berkeley

