

EECS 151 Disc 6

Rahul Kumar (session 1)
Yukio Miyasaka (session 2)

Contents


- FF Timing
- Retiming
- Gate Sizing (Inverter Chain)
- Elmore Delay
- Rebuffering
- Transistor Sizing (SPICE Simulation)

Flip-Flops

Setup time: Time needed for D to overwrite the first loop

Clk-q delay: The signal needs to pass some transistors from P to Q

Hold time: Clock signal might arrive late, so D needs to be stable a little longer




Retiming


Clock period \geq clk-q delay + critical path delay + setup time

(Hold time is important when it is larger than clk-q delay, where the next cycle signal may arrive too fast. We need some buffers to delay the signal in that case.)

Example: Retiming




Example: Retiming



Max clock freq = $1 / (\text{clk-q} + \text{setup} + 40\text{ps})$

Example: Retiming



Gate Sizing

Driving a large capacitor with a small gate is slow.

Driving a large capacitor with a large gate is fast... but then we also need to drive the large gate.

Inverter Chain

Solution: use N stages. How many?

- Large N : delay dominated by accumulation of delay from each stage
- Small N : delay dominated by slow capacitor charging.

Optimal N is somewhere in the middle.

Example: Inverter Chain

Design an inverter chain to drive a 512 fF load capacitor.

First stage has 2fF input capacitance.

Assume:

- Gamma = 1.5, optimal fanout is 4



$$\left\{ \begin{array}{l} t_p = N \cdot t_{p0} (1 + \sqrt[N]{F} / \gamma) \\ \gamma + \sqrt[N]{F} - \frac{\sqrt[N]{F} \ln F}{N} = 0 \\ \boxed{f = e^{(1+\gamma/f)}} \quad f = \sqrt[N]{F} \end{array} \right.$$

Solution: Inverter Chain

Design an inverter chain to drive a 512 fF load capacitor.

First stage has 2fF input capacitance.

$$f = \sqrt[N]{F}$$

$$4 = \sqrt[N]{(512/2)} = \sqrt[N]{256}$$

Gives $N = 4$, so use 4 inverters.

Elmore Delay


We have only considered delay of gates

Wires also cause some delay, especially in recent technologies

Elmore delay:

- For each resistance on the path, multiply its value by sum of all dependent capacitance
- Sum up all products


Example: Elmore Delay






Example: Elmore Delay

$$\begin{aligned} \text{Delay} / \ln 2 = & R1(C1 + C2 + C3 + C4 + C5 + C6) \\ & + R2(C2 + C3 + C4 + C5 + C6) \\ & + R3(C3 + C4) \\ & + R4(C4) \end{aligned}$$

If you are calculating delay over multiple gates,
just sum up their delays




Π (PI) model



Rebuffering

Partition a long wire and drive each piece by a new buffer (or inverter)



$$\text{Delay}/\ln 2 = R_g(C_g + C + C_l) + R(C/2 + C_l)$$

$$\text{Delay}/\ln 2 = R_g(C_g + C/2 + C_{in}) + (R/2)(C/4 + C_{in}) + R_b(C_b + C/2 + C_l) + (R/2)(C/4 + C_l)$$

Homework: Generalize this to N partitions and find the best N using its derivative

Transistor Sizing

We can reduce delay by adjusting gate sizes

Increasing gate size means increasing size of all transistors inside uniformly

How about relative sizes of transistors in a gate?

Transistor Sizing

Usually PMOS is weaker (more resistance)

- We need to make them wider than NMOS
- This balances high-to-low and low-to-high delay

If transistors are connected in a series, their resistance is accumulated

- We need to make them wider than other parallel transistors
- This balances delay for different input patterns

SPICE Simulation

Advanced setting for voltage


Independent Voltage Source - V2

Functions



- (none)
- PULSE(V1 V2 Tdelay Trise Tfall Ton Period Ncycles)
- SINE(Voffset Vamp Freq Td Theta Phi Ncycles)
- EXP(V1 V2 Td1 Tau1 Td2 Tau2)
- SFFM(Voff Vamp Fcar MDI Faig)
- PWL#1 v1 t2 v2...)
- PWL FILE:

Vinitial[V]:	0
Von[V]:	1
Tdelay[s]:	0
Trise[s]:	10p
Tfall[s]:	10p
Ton[s]:	0.5n
Tperiod[s]:	
Ncycles:	


Make this information visible on schematic



Plot of I/O of the 2nd Inverter



Low-to-high delay




High-to-low delay

Measure the time between Vdd/2 points

PMOS Sizing

Smaller PMOS:



Larger PMOS:



Why?