



EECS 151/251A
Spring 2019
Digital Design and
Integrated Circuits

Instructors:
Wawrzynek

Lecture 8

From the Bottom Up




- ❑ IC processing
- ❑ CMOS Circuits (next lecture)

Overview of Physical Implementations

The stuff out of which we make systems.

- Integrated Circuits (ICs)
 - Combinational logic circuits, memory elements, analog interfaces.
- Printed Circuits (PC) boards
 - substrate for ICs and interconnection, distribution of CLK, Vdd, and GND signals, heat dissipation.
- Power Supplies
 - Converts line AC voltage to regulated DC low voltage levels.
- Chassis (rack, card case, ...)
 - holds boards, power supply, fans, provides physical interface to user or other systems.
- Connectors and Cables.

Printed Circuit Boards




- ❑ fiberglass or ceramic
- ❑ 1-25 conductive layers
- ❑ ~1-20in on a side
- ❑ IC packages are soldered down.

Multichip Modules (MCMs)


- Multiple chips directly connected to a substrate. (silicon, ceramic, plastic, fiberglass) without chip packages.

Integrated Circuits



- ❑ Primarily Crystalline Silicon
- ❑ 1mm - 25mm on a side
- ❑ 100 - 20B transistors
- ❑ (25 - 250M “logic gates”)
- ❑ 3 - 10 conductive layers
- ❑ 2019 state-of-the-art feature size
 $7\text{nm} = 0.007 \times 10^{-6} \text{ m}$
- ❑ “CMOS” most common -
complementary metal oxide
semiconductor

Chip in Package





- Package provides:
 - spreading of chip-level signal paths to board-level
 - heat dissipation.
- Ceramic or plastic with gold

Chip Fabrication




Silicon "ingots" are grown from a "perfect" crystal seed in a melt, and then purified to "nine nines".



Ingots sliced into 450 μ m thick wafers, using a diamond saw.




An n-channel MOS transistor (planar)



Polysilicon gate, dielectric, and substrate form a capacitor.


nFET is off (I is "leakage")




$V_g = 1V$, small region near the surface turns from p-type to n-type.

nFET is on.

Mask set for an n-Fet (circa 1986)



Top-down view:



Masks

- #1: n^+ diffusion
- #2: poly (gate)
- #3: diff contact
- #4: metal


Layers to do
p-Fet not shown.
Modern processes
have 6 to 10
metal layers (or
more)
(in 1986: 2).

“Design rules” for masks, 1986 ...

Poly overhang.
So that if masks are misaligned, we still get channel.

Minimum gate length.
So that the source and drain depletion regions do not meet!

Metal rules:
Contact separation from channel, one fixed contact size, overlap rules with metal, etc ...




#1: n⁺ diffusion

#2: poly (gate)



#3: diff contact

#4: metal

How a fab uses a mask set to make an IC



Top-down view:




Masks

- #1: n^+ diffusion
- #2: poly (gate)
- #3: diff contact
- #4: metal

Start with an un-doped wafer ...



UV hardens exposed resist. A wafer wash leaves only hard resist.



Steps

#1: dope wafer p-

#2: grow gate oxide

#3: deposit polysilicon



#4: spin on photoresist

#5: place positive poly mask and expose with UV.

Wet etch to remove unmasked ...



HF acid etches through poly and oxide, but not hardened resist.




After etch and resist removal


Use diffusion mask to implant n-type

accelerated donor atoms

Arsenic
As
74.922




Notice how donor atoms are blocked by gate and do not enter channel.




Thus, the channel is "self-aligned", precise mask alignment is not needed!


Metallization completes device



Grow a thick oxide on top of the wafer.




Mask and etch to make contact holes



Put a layer of metal on chip. Be sure to fill in the holes!


Final product ...




"The planar process"

Jean Hoerni,
Fairchild
Semiconductor
1958

Top-down view:




Lithography



A lithography device [International Society of Optical Engineering]


- ▶ Current state-of-the-art photolithography tools use deep ultraviolet (DUV) light with wavelengths of 248 and 193 nm, which allow minimum feature sizes below 50 nm.

- ▶ Optical proximity correction (OPC) is an enhancement technique commonly used to compensate for image errors due to diffraction or process effects.



Process
Scaling



Gordon Moore
UCB B.S.
Chemistry,
1950.



MOS in the 70s

1971 state of the art.


Intel 2102, a 1kb, 1 MHz static RAM chip with 6000 nFETs transistors in a 10 μm process, like the one we just saw.



By 1971, "Moore's Law" paper was already 6 years old ...

But the result was empirical.

Understanding the physics of scaling MOS transistor dimensions was necessary ...



Are We Really Ready for VLSI²?

Gordon E. Moore
Intel Corporation

CALTECH CONFERENCE ON VLSI, January 1979

1974: Dennard Scaling



IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-9, NO. 5, OCTOBER 1974

Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, V. LEO RIDEOUT, MEMBER, IEEE, ERNEST BASSOUS, AND ANDRE R. LEBLANC, MEMBER, IEEE

If we scale the gate length by a factor κ , how should we scale other aspects of transistor to get the "best" results?





Fig. 1. Illustration of device scaling principles with $\kappa = 5$. (a) Conventional commercially available device structure. (b) Scaled-down device structure.

Dennard Scaling

Things we do: scale dimensions, doping, V_{dd} .



What we get: κ^2 as many transistors at the same power density!

Whose gates switch κ times faster!


TABLE I

SCALING RESULTS FOR CIRCUIT PERFORMANCE


Device or Circuit Parameter	Scaling Factor
Device dimension t_{ox}, L, W	$1/\kappa$
Doping concentration N_a	κ
Voltage V	$1/\kappa$
Current I	$1/\kappa$
Capacitance $\epsilon A/t$	$1/\kappa$
Delay time/circuit VC/I	$1/\kappa$
Power dissipation/circuit VI	$1/\kappa^2$
Power density VI/A	1

Power density scaling ended in 2003 (Pentium 4: 3.2GHz, 82W, 55M FETs).

Dennard Scaling ended ... when we hit the "power wall"




Latest Modern Process



Transistor channel is a raised fin.

Gate controls channel from sides and top.




(12) United States Patent

Hu et al. Filed: Oct. 23, 2000

(54) FINFET TRANSISTOR STRUCTURES HAVING A DOUBLE GATE CHANNEL EXTENDING VERTICALLY FROM A SUBSTRATE AND METHODS OF MANUFACTURE

(75) Inventors: **Chenming Hu**, Alamo; **Tsu-Jae King**, Fremont; **Vivek Subramanian**, Redwood City; **Leland Chang**, Berkeley; **Xuejue Huang**; **Yang-Kyu Choi**, both of Albany; **Jakub Tadeusz Kedzierski**, Hayward; **Nick Lindert**, Berkeley; **Jeffrey Bokor**, Oakland, all of CA (US); **Wen-Chin Lee**, Beaverton, OR (US)

Semiconductor manufacturing processes



10 μm	- 1971
6 μm	- 1974
3 μm	- 1977
1.5 μm	- 1982
1 μm	- 1985
800 nm	- 1989
600 nm	- 1994
350 nm	- 1995
250 nm	- 1997
180 nm	- 1999
130 nm	- 2001
90 nm	- 2004
65 nm	- 2006
45 nm	- 2008
32 nm	- 2010
22 nm	- 2012
14 nm	- 2014
10 nm	- 2017
7 nm	- 2018
5 nm	- ~2020

When will it end?*

▶ 7nm

As of September 2018, mass production of 7 nm devices has begun. The first mainstream 7 nm mobile processor intended for mass market use, the [Apple A12 Bionic](#), was released at their September 2018 event. Although [Huawei](#) announced its own 7 nm processor before the Apple A12 Bionic, the Kirin 980 on August 31, 2018, the [Apple A12 Bionic](#) was released for public, mass market use to consumers before the Kirin 980. Both chips are manufactured by [TSMC](#). AMD is currently working on their "Rome" workstation processors, which are based on the 7 nanometer node and feature up to 64 cores.


▶ 5nm

The 5 nm node was once assumed by some experts to be the end of [Moore's law](#). [Transistors](#) smaller than 7 nm will experience [quantum tunnelling](#) through the gate oxide layer. Due to the costs involved in development, 5 nm is predicted to take longer to reach market than the two years estimated by Moore's law. Beyond 7 nm, it was initially claimed that major technological advances would have to be made to produce chips at this small scale. In particular, it is believed that 5 nm may usher in the successor to the [FinFET](#), such as a [gate-all-around](#) architecture.

Although Intel has not yet revealed any specific plans to manufacturers or retailers, their 2009 roadmap projected an end-user release by approximately 2020. In early 2017, [Samsung](#) announced production of a 4 nm node by 2020 as part of its revised roadmap. On January 26th 2018, [TSMC](#) announced production of a 5 nm node by 2020 on its new fab 18. In October 2018, TSMC disclosed plans to start risk production of 5 nm devices in April 2019.

▶ 3.5nm

3.5 nm is a name for the first node beyond 5 nm. In 2018, [IMEC](#) and [Cadence](#) had taped out 3 nm test chips. Also, [Samsung](#) announced that they plan to use Gate-All-Around technology to produce 3 nm FETs in 2021.



* From Wikipedia