

EECS 151/251A Spring 2019 **Digital Design and Integrated** Circuits

- Instructor:
- John Wawrzynek

Lecture 13

Project Introduction You will design and optimize a RISC-V

- processor
- Phase 1: Design and demonstrate a processor
- □ Phase 2:
 - ASIC Lab implement cache memory and generate complete chip layout
 - FPGA Lab Add video display and graphics accelerator

Today discuss how to design the processor



- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
- Experiencing rapid uptake in both industry and academia
- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
 - 32-bit, 64-bit, and 128-bit variants (we're using 32-bit in class, textbook uses 64-bit)
- Standard maintained by non-profit RISC-V Foundation

What is RISC-V?

https://riscv.org/specifications/



Instruction Set Architecture (ISA)

- Job of a CPU (*Central Processing Unit*, aka Core): execute *instructions*
- Instructions: CPU's primitives operations Instructions performed one after another in sequence _____ Each instruction does a small amount of work (a tiny part of a
- - larger program).
 - Each instruction has an operation applied to operands, and might be used change the sequence of instruction. CPUs belong to "families," each implementing its own
- set of instructions
- CPU's particular set of instructions implements an Instruction Set Architecture (ISA)
 - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola PowerPC (old Mac), Intel IA64, ...



If you need more info on processor organization.

Complete RV321 ISA

	1 [01 10]				0110111	1
	imm[31:12]			rd	0110111	LUI
	$\operatorname{imm}[31:12]$			rd	0010111	AUIPC
imr	n[20 10:1 11 19]	9:12]		rd	1101111	JAL
imm[11:0	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	0]	rs1	000	rd	0000011	LB
imm[11:0)]	rs1	001	rd	0000011	LH
imm[11:0	0]	rs1	010	rd	0000011	LW
imm[11:0	0]	rs1	100	rd	0000011	LBU
imm[11:0	0]	rs1	101	rd	0000011	LHU
$\operatorname{imm}[11:5]$	rs2	rs1	000	$\operatorname{imm}[4:0]$	0100011	SB
$\operatorname{imm}[11:5]$	rs2	rs1	001	$\operatorname{imm}[4:0]$	0100011	SH
$\operatorname{imm}[11:5]$	rs2	rs1	010	$\operatorname{imm}[4:0]$	0100011	SW
imm[11:0	0]	rs1	000	rd	0010011	ADDI
imm[11:0	0]	rs1	010	rd	0010011	SLTI
imm[11:0)]	rs1	011	rd	0010011	SLTIU
imm[11:0)]	rs1	100	rd	0010011	XORI
imm[11:0)]	rs1	110	rd	0010011	ORI
imm[11:0)]	rs1	111	rd	0010011	ANDI
0000000	1 .	1	0.01	1	0010011	OTTT

1							
S	0010011	rd	001	rs1	shamt	0 8	000000
	0010011	rd	101	rs1	shamt	0 8	000000
	0010011	rd	101	rs1	shamt	0 5	010000
A	0110011	rd	000	rs1	rs2	0	000000
	0110011	rd	000	rs1	rs2	0	010000
] S	0110011	rd	001	rs1	rs2	0	000000
	0110011	rd	010	rs1	rs2	0	000000
	0110011	rd	011	rs1	rs2	0	000000
] X	0110011	rd	100	rs1	rs2	0	000000
] SI	0110011	rd	101	rs1	rs2	0	000000
	0110011	rd	101	rs1	rs2	0	010000
0 [0110011	rd	110	rs1	rs2	0	000000
] A	0110011	rd	111	rs1	rs2	0	000000
F	0001111	00000	000	00000	succ	pred	0000
F	0001111	00000	001	00000	0000	0000	0000
E	1110011	00000	000	00000		000000000	000
E	1110011	00000	000	00000		000000001	000
C	1110011		-001		in C	N ^{osr} +	
C	1110011	ZJIA	J1C/	L usi		NOL	
C	1110011	rd	011	rs1		csr	
С	1110011	rd	101	zimm		csr	
С	1110011	rd	110	zimm		csr	
C	1110011	rd	111	zimm		csr	

* implemented in the ASIC project

6



Summary of RISC-V Instruction Formats

Binary encoding of machine instructions. Note the common fields.

31	30 2	5 24 21	20	19	15	14	12	11 8	,	7	6	0
fı	inct7	r	s2]	rs1	funct	3	r	ď		opcod	e]
	imm[1	.1:0]		1	rs1	funct	3	r	d		opcod	e J
im	m[11:5]	r	s2	1	rs1	funct	3	imm	n[4:0]		opcod	e S
$\operatorname{imm}[12]$	$\operatorname{imm}[10:5]$	r	s2	1	rs1	funct	3	$\operatorname{imm}[4:1]$	imn	n[11]	opcod	e I
		imm[3	1:12]					r	d		opcod	e 1
$ \operatorname{imm}[20] $	imm[1	.0:1]	$\operatorname{imm}[11]$		$\operatorname{imm}[1]$	9:12]		r	d		opcod	e



"State" Required by RV321 ISA

Each instruction reads and updates this state during execution:

- Registers (x0..x31)
 - -Register file (or *regfile*) **Reg** holds 32 registers x 32 bits/register: Reg[0]. `Reg[31]
 - -First register read specified by *rs1* field in instruction
 - -Second register read specified by *rs2* field in instruction
 - –Write register (destination) specified by *rd* field in instruction
 - x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
 - –Holds address of current instruction
- Memory (MEM)
 - -Holds both instructions & data, in one 32-bit byte-addressed memory space
 - -We'll use separate memories for instructions (IMEM) and data (DMEM) Later we'll replace these with instruction and data caches
 - read-only)
 - -Load/store instructions access data memory

-Instructions are read (*fetched*) from instruction memory (assume **IMEM**

RISC-V State Elements

State encodes everything about the execution status of a processor:

- PC register

- 32 registers





Note: for these state elements, clock is used for write but not for read (asynchronous read, synchronous write).

RISC-V Microarchitecture Oganization

Datapath + Controller + External Memory



Microarchitecture

Multiple implementations for a single architecture:

- Single-cycle

- Each instruction executes in a single clock cycle.
- Multicycle
 - clock cycle.

- Pipelined (variant on "multicycle")

- cycle
- Multiple instructions execute at once by overlapping in time.
- Superscalar
- Out of order...
 - Hey, who says we have to follow the program exactly....

– Each instruction is broken up into a series of shorter steps with one step per

– Each instruction is broken up into a series of steps with one step per clock

– Multiple functional units to execute multiple instructions at the same time

First Design: One-Instruction-Per-Cycle RISC-V Machine

On every tick of the clock, the computer executes one instruction



- 1. Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- 2. At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle (next instruction)



Basic Phases of Instruction Execution





13

Implementing the add instruction

0000000	rs2	rs1	000	rd	0110011

 Instruction makes two changes to machine's state: Reg[rd] = Reg[rs1] + Reg[rs2]PC = PC + 4

add rd, rs1, rs2





Datapath for add









Implementing the sub instruction

	d b c 1		
0100000 rs2	rs1 000	rd	0110011
0000000 rs2	rs1 000	rd	0110011

SUD LU, LDL,

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract



17

Datapath for add/sub





Implementing other R-Format instructions

0000000	rs2	rs1	000	rd	0110011
0100000	rs2	rs1	000	rd	0110011
0000000	rs2	rs1	001	rd	0110011
0000000	rs2	rs1	010	rd	0110011
0000000	rs2	rs1	011	rd	0110011
0000000	rs2	rs1	100	rd	0110011
0000000	rs2	rs1	101	rd	0110011
0100000	rs2	rs1	101	rd	0110011
0000000	rs2	rs1	110	rd	0110011
0000000	rs2	rs1	111	rd	0110011

 All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function





Implementing the addi instruction

RISC-V Assembly Instruction: addi x15,x1,-50





Datapath for add/sub





Adding addi to datapath





I-Format immediates





High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])

Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])



Adding addi to datapath



Implementing Load Word instruction RISC-V Assembly Instruction: lw x14, 8(x2)



Adding addi to datapath

Adding lw to datapath

Adding lw to datapath

All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011	נן
imm[11:0]	rs1	001	rd	0000011	ן ן
imm[11:0]	rs1	010	rd	0000011]]
imm[11:0]	rs1	100	rd	0000011	ן ן
imm[11:0]	rs1	101	rd	0000011]]

writing back to register file.

funct3 field encodes size and signedness of load data

 Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before

sw x14, 8(x2)

Adding lw to datapath

Adding sw to datapath

Adding sw to datapath

I-Format immediates

High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])

Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

1& SImmediate Generator

- Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction

Implementing Branches

- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)

Example: if rs1 = rs2 then pc ← pc + offset

Adding sw to datapath

Adding branches to datapath

38

Adding branches to datapath

Branch Comparator

- BrUn =1 selects unsigned comparison for BrLT, 0=signed

• BGE branch: A >= B, if !(A<B)

Implementing **JALR** Instruction (I-Format)

31	20 19	1	5 14 12	11 7	6	(
imm[11:0]		rs1	funct3	rd	opcode	
12		5	3	5	7	
offset[11:0]		base	0	dest	JALR	

- JALR rd, rs, immediate
 - Writes PC+4 to Reg[rd] (return address)
 - Sets PC = Reg[rs1] + immediate
 - Uses same immediates as arithmetic and loads

no multiplication by 2 bytes

Adding branches to datapath

Adding jalr to datapath

Adding jalr to datapath

Implementing jal Instruction

- JAL saves PC+4 in Reg[rd] (the return address) • Set PC = PC + offset (PC-relative jump) • Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
- ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

Adding jal to datapath

Adding jal to datapath

Single-Cycle RISC-V RV32I Datapath

Controller Implementation: Control logic works really well as a case statement... always @* begin op = instr[26:31];imm = instr[15:0]; ...reg dst = 1'bx; // Don't care reg write = 1'b0; // Do care, side effecting • • • case (op) 6'b000000: begin reg write = 1; ... end • • •

Processor Pipelining

Review: Processor Performance (The Iron Law)

Program Execution Time = (# instructions)(cycles/instruction)(seconds/cycle) = # instructions x CPI x T_C

Single-Cycle Performance

• T_C is limited by the critical path (lw)

Single-Cycle Performance

- Single-cycle critical path: $T_c = t_{q PC} + t_{mem} + max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} +$ $t_{mem} + t_{mux} + t_{RFsetup}$
- In most implementations, limiting paths are: – memory, ALU, register file. $-T_{c} = t_{q PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$

Pipelined Processor

- Temporal parallelism
- Fetch
 - Decode
 - Execute
 - Memory
 - Writeback
- Add pipeline registers between stages

• Divide single-cycle processor into 5 stages:

<u>Single-Cycle vs. Pipelined Performance</u>

Single-Cycle

 900	1000	1100	1200	1300	1400	1500	1600	1700	1800	190	
Write Reg									Tin	ne (p	os)
	F Inst	etch ruction	De Re	ecode ad Reg	Exe Al	cute _U	Me Read	emory d / Writ	w e R	rite eg	

Pipelined

e a	emory d/Write	÷	Write Reg					
Ì	cute _U		Me Rea	emory d/Write	÷	Write Reg		
	Deco Read R	de ≀eg	Exe Al	cute ₋U		Me Rea	emory d/Write	Write Reg

Single-Cycle and Pipelined Datapath

WriteReg must arrive at the same time as Result ullet

Same control unit as single-cycle processor Control delayed to proper pipeline stage

- **Types of hazards:**
 - Data hazard: register value not written back to register file yet
 - Control hazard: next instruction not decided yet (caused by branches)

Occurs when an instruction depends on results from previous instruction that hasn't completed.

Processor Pipelining

IF1 IF2 **X1 X2** ID IF1 IF2 ID **X1**

Deeper pipelines => less logic per stage => high clock rate. But

Cycles per instruction might go up because of unresolvable hazards.

Remember, Performance = # instructions X Frequency_{clk} / CPI

*Many designs included pipelines as long as 7, 10 and even 20 stages (like in the Intel Pentium 4). The later "Prescott" and "Cedar Mill" Pentium 4 cores (and their <u>Pentium D</u> derivatives) had a 31-stage pipeline.

How about shorter pipelines ... Less cost, less performance

Deeper pipeline example.

- WB **M1 M2**
- **X2 M1** WB **M2**
- Deeper pipelines* => more hazards => more cost and/or higher CPI.

3-Stage Pipeline

<u>3-Stage Pipeline (used for FPGA/ASIC project)</u>

The blocks in the datapath with the greatest delay are: IMEM, ALU, and DMEM. Allocate one pipeline stage to each:

Use PC register as address to IMEM and retrieve next *instruction. Instruction gets* stored in a pipeline register, also called "instruction register", in this case.

Use ALU to compute result, memory address, or branch target address.

Most details you will need to work out for yourself. Some details to follow ... In particular, let's look at hazards.

Access data memory or I/O device for load or store. Allow for setup time for register file write.

add	x5, x3, x4	
add	x7, x6, x5	

reg 5 value needed here!

The fix:

Selectively forward ALU result back to input of ALU.

Data Hazard

Need to add mux at input to ALU, add control logic to sense when to activate. Check reference for details.

lw x5, offset(x4)	
add x7, x6, x5	

value needed here!

The fix: Delay the dependent instruction by one cycle to allow the load to complete, send the result of load directly to the ALU (and to the regfile). No delay if not dependent!

lw x5, offset(x4

add x7, x6, x5

add x7, x6, x5

Load Hazard

Memory value known here. It is written into the regfile on this edge.

4)	/	X	Μ		
		1	пор	пор	
			1	X	Μ

beq x1, x2, L1	Χ	M		
add x5, x3, x4		X	Μ	
add x6, x1, x2			X	Μ
L1: sub x7, x6, x5				X

but needed here!

- Several Possibilities:* The fix: 1. Always delay fetch of instruction after branch 3. and correct later if wrong.
- 1.
- З.

* MIPS defines "branch delay slot", RISC-V doesn't

Control Hazard

branch address ready here

2. Assume branch "not taken", continue with instruction at PC+4, and correct later if wrong.

Predict branch taken or not based on history (state)

Simple, but all branches now take 2 cycles (lowers performance) Simple, only some branches take 2 cycles (better performance) Complex, very few branches take 2 cycles (best performance)

65

Branch address ready at end of X stage:

- If branch "not taken", do nothing. •
- •

<u>bneq</u> x1, x1, L1	Χ	Μ		
add x5, x3, x4		Χ	Μ	
add x6, x1, x2			Χ	Μ
L1: sub x7, x6, x5				Χ

<u>beq</u> x1, x1, L1	Χ	Μ		
add x5, x3, x4		nop	nop	
L1: sub x7, x6, x5			Χ	Μ

Control Hazard

If branch "taken", then kill instruction in I stage (about to enter X stage) and fetch at new target address (PC)

Not taken

Taken

EECS151 Project CPU Pipelining Summary

□ Pipeline rules:

- Writes/reads to/from DMem are clocked on the leading edge of the clock in the "M" stage
- Writes to RegFile at the end of the "M" stage
- Instruction Decode and Register File access is up to you.
- □ Branch: predict "not-taken" Load: 1 cycle delay/stall on dependent instruction
- Bypass ALU for data hazards More details in upcoming spec

