1 |
8/25 |
Class Organization & Introduction to Course Content
slides
(2-up)
(8-up)
|
|
|
No Discussion |
No Lab |
No Lab |
No homework! |
|
2 |
8/30 |
Design Process
slides
(2-up)
(8-up)
|
Lecture 2
Robustness
Performance
Power
Cost
|
H&H, Ch1, |
Discussion 1 slides
Discussion 1 annotated slides
|
Lab 1: Getting Around the Compute Environment
|
Lab 1: Getting Set Up
|
Homework 1
|
|
|
9/1 |
Verilog I
slides
(2-up)
(8-up)
|
Lecture 3 |
|
Discussion 2 slides
|
Lab 2: Verilog and Simulation
|
Lab 2: Introduction to FPGA Development
|
|
|
3 |
9/8 |
Verilog II
slides
(2-up)
(8-up) |
|
H&H, Ch4 |
|
|
|
Homework 2
|
Homework 2 solution
|
4 |
9/13 |
Verilog III
slides
(2-up)
(8-up) |
|
H&H , Ch2 or P&H, App. A |
Discussion 3 slides
Discussion 3 annotated slides
|
Lab 3: Logic Synthesis
|
Lab 3: More Sequential Circuits, Audio "DAC"
|
|
|
|
9/15 |
Combinational Logic
slides
(2-up)
(8-up) |
Zoom recording |
|
Discussion 4 slides
Discussion 4 annotated slides
|
|
|
Homework 3
|
Homework 3 solution
|
5 |
9/20 |
Finite State Machines
slides
(2-up)
(8-up) |
Zoom recording |
H&H, Ch. 3.4 |
|
Lab 4: Floorplanning, Placement, Power, and CTS
|
Lab 4: Tunable Wave Generator, NCO, FSMs, RAMs
|
|
|
|
9/22 |
RISC-V ISA
slides
(2-up)
(8-up) |
Zoom recording |
H&H, Ch. 6,7 or P&H, Ch. 2,4 CS61C videos (below) |
|
|
|
|
|
6 |
9/27 |
RISC-V pipelining
slides
(2-up)
(8-up) |
Zoom recording |
H&H, Ch. 7 or P&H, Ch. 4 CS61C videos (below) |
Discussion 5 slides
(annotated) |
Lab 5: Routing
|
Lab 5: UART
|
Homework 4 |
|
|
9/29 |
Pipelining, FPGAs
slides
(2-up)
(8-up) |
Zoom recording |
|
|
|
|
|
|
7 |
10/4 |
FPGAs, CMOS
slides
(2-up)
(8-up) |
Zoom recording |
|
Discussion 6 slides
Discussion 6 annotated slides |
No Lab |
No Lab |
|
|
|
10/6 |
CMOS
slides
(2-up)
(8-up) |
Kaltura |
|
|
|
|
Homework 5 |
Homework 5 Solution |
|
10/7 |
Midterm 1
Solution |
|
|
|
|
|
|
|
8 |
10/11 |
CMOS Logic
slides
(2-up)
(8-up) |
Zoom recording |
RCN, Ch. 5.1-5.4, 6.1-6.2 |
Discussion 7 slides
Discussion 7 annotated slides |
Lab 6: SRAM Integration, DRC, LVS |
Lab 6: FIFO and UART Piano |
Homework 6 |
Homework 6 solution |
|
10/13 |
CMOS Logic
slides
(2-up)
(8-up) |
Kaltura |
|
|
|
|
|
|
9 |
10/18 |
Logical effort
slides
(2-up)
(8-up) |
Kaltura |
RCN, Ch. 6.2 |
Discussion 8 slides(annotated) |
ASIC Project |
FPGA Project |
|
|
|
10/20 |
Wires, energy
slides
(2-up)
(8-up) |
|
RCN, Ch. 4 |
|
|
|
Homework 7 |
Homework 7 Solution |
10 |
10/25 |
Adders
slides
(2-up)
(8-up) |
Kaltura |
RCN, Ch. 11.1-11.3 H&H 5.2 |
Discussion 9 slides
(annotated)
(recording) |
|
|
Homework 8 |
Homework 8 Solution |
|
10/27 |
Adders II
slides
(2-up)
(8-up) |
Kaltura |
|
Discussion10 (p. 1-3) and midterm review (p. 4-7) slides, Discussion10 annotated, Discussion10 recording |
|
|
|
Worksheet solutions |
11 |
11/1 |
Multipliers
slides
(2-up)
(8-up) |
Kaltura |
|
|
|
|
|
|
|
11/3 |
Guest lecture,
Dividers
slides
(2-up)
(8-up) |
Kaltura |
|
|
|
|
Homework 9 |
solution |
|
11/4 |
Midterm 2 Solution |
|
|
|
|
|
|
12 |
11/8 |
Latches
slides
(2-up)
(8-up) |
Zoom recording |
RCN 7.1-7.2 H&H 3.1-3.3 |
Discussion 11 Slides (annotated) |
|
|
|
|
|
11/10 |
Latches, Flip-Flops
slides
(2-up)
(8-up) |
Kaltura |
|
|
|
|
|
|
13 |
11/15 |
SRAM
slides
(2-up)
(8-up) |
Kaltura |
RCN Ch. 12 H&H 5.5 |
Discussion 12 slides
(annotated)
(recording) |
|
|
Homework 10 |
Homework 10 |
|
11/17 |
Guest lecture, Decoders, Cache
slides
(2-up)
(8-up) |
Kaltura |
CS61C videos below |
|
|
|
|
|
14 |
11/22 |
Memories
slides
(2-up)
(8-up) |
|
|
|
|
|
|
|
15 |
11/29 |
Flash, Parallelism
slides
(2-up)
(8-up) |
|
|
Discussion 13 slides
(annotated)(recording) |
|
|
Homework 11 |
Homework 11 Solution |
|
12/1 |
Summary
slides
(2-up)
(8-up) |
|
|
|
|
|
|
|
|
12/13 |
Final Exam
Solution |
|
|
|
|
|
|
|