

EECS 42 – Introduction to Electronics for Computer Science



Spring 2003,
Dept. EECS, 510 Cory
UC Berkeley
Course Web Site

[Prof. A. R. Neureuther](mailto:neureuth@eecs.berkeley.edu)
642-4590
neureuth@eecs.berkeley.edu
Office Hours (Tentative M, Tu, W, (Th), F 11
<http://www-inst.eecs.berkeley.edu/~ee42/>

Problem Set # 11 Due 4:30 PM **May 8th**, 240 Cory

Reading: Week 14# Diodes and MOS Devices, S&O 13.1-13.2, 518-526.

11.1 Diode Equation. On a sheet of graph paper plot the following two current versus voltage functions. Consider V going from 0 to 3V and I going from 0 to 2 mA.

- $I_{\text{DIODE}}(V) = 10^{-14} \text{A} (e^{(V/0.025)} - 1)$
- The Current versus Voltage for a 1.5V battery and a 390Ω resistor connected across the diode such that current will flow. (This is the load line from $|I_{\text{SC}}|$ to V_{OC}).
- Find by reading your graph $I_{\text{Diode}} = I_{\text{Thevenin_Equivalent_Circuit}}$.
- Replace the diode equation with the large-signal diode model (0.7V) and find the current. How accurate is it?
- Determine the current with the perfect rectifier model. How accurate is it?

11.2 Diode Clipping. Consider the diode clipping circuit P11.2 with $R_1 = 1\text{k}\Omega$. **Use the Large Signal Model.**

- Sketch an arbitrary waveform of your choice versus time that takes on all values from -10V to $+10\text{V}$.
- Sketch the output of circuit P11.2.
- Show how a sinusoid $V(t) = 10\text{V}\sin((1000)2\pi t)$ is converted into a digital signal.

11.3 Sheet of conducting material. A 100nm ($0.1 \mu\text{m}$) thick layer of silicon contains 10^{13}cm^{-2} n-type dopant ions that are ionized and thus produce electrons that act as carriers. Assume that the mobility is $400 \text{cm}^2/\text{Vsec}$

- Find the density of electrons if the dopant is uniformly distributed.
- Determine the conductivity of the material.
- Determine the sheet resistance of the layer. (resistance = $(L/W)(\text{resistivity}/\text{thickness})$, and sheet resistance is the resistivity/thickness).
- Determine the resistance of a layout that is $3 \mu\text{m}$ (L) long by $0.2 \mu\text{m}$ wide (W).

11.4 MOS Parameters. An NMOS device has a 10nm thick oxide gate. Positive gate voltage in excess of $V_T = 1\text{V}$ produces mobile electrons under the gate. Assume $W = 1\mu\text{m}$ and $L = 0.25 \mu\text{m}$.

- Find the capacitance per unit area $C' = \epsilon_R \epsilon_0 / t$. Where $\epsilon_R = 3.9$, $\epsilon_0 = 8.85 \times 10^{-14} \text{F/cm}$ and t is the oxide thickness. (be sure to convert everything to the same dimensional units: example cm).
- Find the capacitance of the gate. (Likely few fF).
- Determine the charge on the gate when $V_{\text{GS}} = 3\text{V}$.
- Determine the the number of mobile electrons under the gate when $V_{\text{GS}} = 3\text{V}$.
- Using the approach in Problem 11.3 and a mobility of $1000 \text{cm}^2/\text{Vsec}$, find the sheet resistance and resistance.
- Using $V_{\text{D_SAT}} = 1\text{V}$, find k_{D} .

