



# EE 42 REVIEW (eddieng@eecs)

## CMOS Digital Gates:



$C_{load} = C_{wire} + C_{gate\_total}$  (of next logic gates)




(INVERTER)

- ① IN (L → H)  
 OUT (H → L)  
 NMOS (off → on) ⇒  $R_N$   
 PMOS (on → off)

$$t_{delay} = \ln(2) \times R_N \times C_{load}$$

- ② IN (H → L)  
 OUT (L → H)  
 NMOS (on → off)  
 PMOS (off → on) ⇒  $R_P$

$$t_{delay} = \ln(2) \times R_P \times C_{load}$$





$$FO = 3$$

$$C_{TOT} = C_{wire} + 3(C_{gp} + C_{gn})$$

$$R_{eq} = R_N \text{ or } R_P$$

$$t_{delay} = \ln(2) \times R_{eq} \times C_{TOT}$$

What about a NAND gate or a NOR gate?




NAND					NOR			
AB	N <sub>1</sub>	N <sub>2</sub>	P <sub>1</sub>	P <sub>2</sub>	N <sub>1</sub>	N <sub>2</sub>	P <sub>1</sub>	P <sub>2</sub>
00	off	off	on	on	off	off	on	on
01	off	on	on	off	off	on	on	off
10	on	off	off	on	on	off	off	on
11	on	on	off	off	on	on	off	off
AB	OUT	Req			OUT	Req		
00	1	R <sub>p</sub> //R <sub>p</sub>			1	R <sub>p</sub> +R <sub>p</sub>		
01	1	R <sub>p</sub>			0	R <sub>N</sub>		
10	1	R <sub>p</sub>			0	R <sub>N</sub>		
11	0	R <sub>N</sub> +R <sub>N</sub>			0	R <sub>N</sub> //R <sub>N</sub>		

What about XOR, AND, OR and XNOR gates?

(These are good exercises for practice!)

②

# Voltage Transfer Characteristic



how can we make inverter operates at point C?

3 stable operating points A, B & C.


- points A & B are used for digital logic level.
- point C should be avoided! (because it draws a lot of static power =  $I_{SC} \times V_{DD}$ )

Very attractive property of CMOS  $\rightarrow$  No power dissipation when idle!

Switching power =  $(C_{LOAD})(V_{DD}^2)(\text{frequency})$  [units of W]

Energy stored =  $\frac{1}{2} C_{LOAD} V_{DD}^2$  [units of J]

## Noise Margin




$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$




Driver outputs  $H > V_{OH}$  such that receiver recognizes that as logic H, since  $V_{OH}$  always  $> V_{IH}$ .




## Sequential logic

Has memory through feedback ...



$$OUT = H, \overline{OUT} = L$$




Can you replace this with a wire?

DRAM is essentially a wire + C. But this has no direct path to  $V_{DD}$  &  $GND$ , unlike cross-coupled inverters or SRAM! DRAM needs refreshing ...


# D Flip-Flop




this is edge trigger  $\Rightarrow$




Latch is level sensitive




Q follows D when  $clk = 1$ .



D depends on IN2 & Q (from previous cycle!)



latch



? (ring oscillator)



latch.



inverter



inverter



inverter



inverter.

$$1 \cdot A = A$$

$$A \cdot A = A$$

$$A \cdot \bar{A} = 0$$

$$1 + A = 1$$

$$A + A = A$$

$$\bar{A}B + A\bar{B} = A \oplus B$$


$$0 + A = A$$

$$A + \bar{A} = 1$$


$$AB + \bar{A}\bar{B} = \overline{A \oplus B}$$

$$\overline{AB} = \bar{A} + \bar{B} \quad (\text{De Morgan's})$$

$$A + B = \overline{(\bar{A}\bar{B})}$$



3-input NAND



Try to come up with transistor implementation of these 3-input gates!