

Equations for the Final Exam

Silicon Resistance

$$R = \rho L/A = (1/q \mu N) L/W = (L/W) / \mu(qNt)$$

$$I_D = \mu_n C_{ox} \left(\frac{W}{L} \right)_n (V_{GS} - V_T) \cdot V_{OUT-SAT-n}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{(8.85 \times 10^{-14} \text{ F/cm})(3.9)}{6 \times 10^{-7} \text{ cm}} = 5.75 \times 10^{-7} \text{ F/cm}^2$$

Device

	V_T (V)	$V_{OUT-SAT}$ (V)	k' ($\mu\text{A}/\text{V}^2$)
NMOS	0.43	0.63	100
PMOS	0.4	1	25

$$I_{OUT-SAT-n} = k'_n \left(\frac{W}{L} \right)_n (V_{IN} - V_{Tn}) V_{OUT-SAT-n}$$

$$I_{OUT-SAT-p} = k'_p \left(\frac{W}{L} \right)_p (V_{DD} - V_{IN} - |V_{Tp}|) V_{OUT-SAT-p}$$

Device Circuit Model

$$R_D = \frac{V_{DD}}{2 \cdot (0.69) I_{OUT-SAT-D}} \approx \frac{3}{4} \frac{V_{DD}}{I_{OUT-SAT-D}}$$

Power

$$P_{\text{SHORT-CIRCUIT}} = (P_A) I_{\text{SHORT-CIRCUIT}} V_{DD} \tau_{30-70} f_{\text{CLOCK}}$$

$$P_{\text{DYNAMIC}} = (1/2) (P_A) C V_{DD}^2 f_{\text{CLOCK}}$$

Where P_A is the probability of one way switching activity per clock cycle