


Homework #11 Solutions


Problem 1:

Create a fabrication process and mask set using SIMPLer for a simple metal-oxide-semiconductor (MOS) capacitor structure which uses metal (aluminum) for the upper electrode and doped Si as the lower electrode:


1. Start with an n-type wafer.




2. Grow 500 nm of silicon dioxide (SiO₂).




3. Pattern the oxide:
 - a. Deposit photoresist
 - b. Pattern the photoresist so that it covers the wafer except in a square region $10\ \mu\text{m} \times 10\ \mu\text{m}$.
 - c. Etch away the oxide in the $10\ \mu\text{m} \times 10\ \mu\text{m}$ square region, using an etchant that does not attack either the photoresist or silicon. (In SIMPLer, use a “pattern oxide” step.)
 - d. Strip the photoresist




4. Implant phosphorus donor atoms (dose = $10^{14}\ \text{cm}^{-2}$); anneal to a depth of 250 nm.



5. Grow 50 nm silicon dioxide.



6. Deposit a 1 μm thick aluminum layer.




7. Pattern the metal:

a. Deposit photoresist

b. Pattern the photoresist so that only a region $12\ \mu\text{m} \times 12\ \mu\text{m}$ square remains, centered over the region of thin oxide.


c. Etch away the metal outside the $12\ \mu\text{m} \times 12\ \mu\text{m}$ region, using an etchant that does not attack either the photoresist or oxide.

d. Strip the photoresist.




Problem 2:

Note that (W/L) for the PMOS is three times as large as (W/L) for the NMOS.



Problem 3:

$$V_{out} = \overline{(AB)}$$



Problem 4: IC Fabrication Technology Advancement

The number of square dice (“chips”) per wafer can be estimated to be $N = \pi (R - S)^2 / S^2$, where R is the radius of the wafer and S is the length of one side of the dice. Suppose that the cost of processing a single 200mm-diameter wafer in a particular process (0.18 μm minimum feature size) is \$2000, and that 90% of the dice fabricated are good (*i.e.* “yield” is 90%).

a) Determine the processing cost per good die, for a die size of 0.5 cm.

$$N = \pi (100\text{mm} - 5\text{ mm})^2 / (5\text{ mm}^2) = 1134 \text{ dice/wafer}$$

$$N * \text{Yield} = 1134.1 * .9 = 1020 \text{ dice/wafer}$$

$$\text{Cost} / (N * \text{yield}) = 2000 / 1020 = \$1.961 / \text{die}$$

b) By scaling the technology from 0.18 μm minimum feature size to 0.13 μm minimum feature size, the chip size can be proportionately reduced. However, the yield goes down to 70%. Determine the cost per good die for the scaled technology.

$$\text{Length/die} = 5\text{mm} * (.13/.18) = 3.611\text{mm}$$

$$N = \pi (100\text{mm} - 3.6\text{ mm})^2 / (3.6\text{ mm}^2) = 2238 \text{ dice/wafer}$$

$$N * \text{Yield} = 2238 * .7 = 1566 \text{ dice/wafer}$$

$$\text{Cost} / (N * \text{yield}) = 2000 / 1566 = \$1.277 / \text{die}$$

c) Suppose the cost of processing a 300mm-diameter wafer in the 0.13 μm process is \$3,000. What is the minimum yield required in order to make it worthwhile to run 300mm-diameter wafers instead of 200mm-diameter wafers?

$$\text{for the 300mm wafer } \text{Cost} / (N * \text{yield}) \leq \$1.277 / \text{die}$$

$$\$3000 / (\pi (150\text{mm} - 3.6\text{ mm})^2 / (3.6\text{ mm}^2) * \text{Yield}) \leq \$1.277 / \text{die}$$

$$3000 / (5163 * \text{Yield}) \leq \$1.277 / \text{die}$$

$$\text{Yield} \geq 45.5 \%$$

Minimum yield is 46%. Therefore it is more cost effective to manufacture chips on larger-diameter wafers, if reasonable yields (>50%) can be achieved.