

## Finite State Machines



- Functional decomposition into states of operation
- Typical domains of application:
  - control functions
  - protocols (telecom, computers, ...)
- Different communication mechanisms:
  - synchronous
    - (classical FSMs, Moore '64, Kurshan '90)
  - asynchronous
    - (CCS, Milner '80; CSP, Hoare '85)

1

EE249Fall07

## FSM Example




- Informal specification:
  - If the driver
    - turns on the key, and
    - does not fasten the seat belt within 5 seconds
  - then an alarm beeps
    - for 5 seconds, or
    - until the driver fastens the seat belt, or
    - until the driver turns off the key

2

EE249Fall07

## FSM Example



If no condition is satisfied, implicit self-loop in the current state

## FSM Definition

- $FSM = (I, O, S, r, \delta, \lambda)$
- $I = \{ KEY\_ON, KEY\_OFF, BELT\_ON, END\_TIMER\_5, END\_TIMER\_10 \}$
- $O = \{ START\_TIMER, ALARM\_ON, ALARM\_OFF \}$
- $S = \{ OFF, WAIT, ALARM \}$
- $r = OFF$

$$\delta : 2^I \times S \rightarrow S$$

e.g.  $\delta(\{ KEY\_OFF \}, WAIT) = OFF$

$$\lambda : 2^I \times S \rightarrow 2^O$$

e.g.  $\lambda(\{ KEY\_ON \}, OFF) = \{ START\_TIMER \}$

Set of all subsets of  $I$  (implicit "and")

All other inputs are implicitly absent

## Non-deterministic FSMs

$\delta$  and  $\lambda$  may be *relations* instead of *functions*:

$$\delta \subseteq 2^I \times S \times S$$

implicit "and"

implicit "or"

e.g.  $\delta(\{KEY\_OFF, END\_TIMER\_5\}, WAIT) = \{\{OFF\}, \{ALARM\}\}$

$$\lambda \subseteq 2^I \times S \times 2^O$$


- Non-determinism can be used to describe:
  - an unspecified behavior  
(incomplete specification)
  - an unknown behavior  
(environment modeling)

5


EE249Fall07

## NDFSM: incomplete specification

- E.g. error checking first partially specified:




- Then completed as *even parity*:



## NDFSM: unknown behavior



- Modeling the environment
- Useful to:
  - optimize (don't care conditions)
  - verify (exclude impossible cases)
- E.g. driver model:




- Can be refined
  - E.g. introduce timing constraints
  - (minimum reaction time 0.1 s)

EE249Fall07

## NDFSM: time range





- Special case of unspecified/unknown behavior, but so common to deserve special treatment for efficiency
- E.g. delay between 6 and 10 s



EE249Fall07

## NDFSMs and FSMs

- Formally FSMs and NDFSMs are equivalent
  - (Rabin-Scott construction, Rabin '59)
- In practice, NDFSMs are often more compact
  - (exponential blowup for determinization)



EE249Fall07

## Finite State Machines

- Advantages:
  - Easy to use (graphical languages)
  - Powerful algorithms for
    - synthesis (SW and HW)
    - verification
- Disadvantages:
  - Sometimes over-specify implementation
    - (sequencing is fully specified)
  - Number of states can be unmanageable
  - Numerical computations cannot be specified compactly (need Extended FSMs)

10

EE249Fall07

## Modeling Concurrency



- Need to compose parts described by FSMs
- Describe the system using a number of FSMs and interconnect them
- How do the interconnected FSMs talk to each other?


11

EE249Fall07


## FSM Composition



- Bridle complexity via hierarchy: FSM product yields an FSM
- Fundamental hypothesis:
  - all the FSMs change state together (synchronicity)
- System state = Cartesian product of component states
  - (state explosion may be a problem...)
- E.g. seat belt control + timer



EE249Fall07



## FSM Composition

Given

$$M_1 = (I_1, O_1, S_1, r_1, \delta_1, \lambda_1) \text{ and}$$

$$M_2 = (I_2, O_2, S_2, r_2, \delta_2, \lambda_2)$$

Find the composition

$$M = (I, O, S, r, \delta, \lambda)$$

given a set of constraints of the form:

$$C = \{ (o, i_1, \dots, i_n) : o \text{ is connected to } i_1, \dots, i_n \}$$

EE249Fall07

## FSM Composition



- Unconditional product  $M' = (I', O', S', r', \delta', \lambda')$ 
  - $I' = I_1 \cup I_2$
  - $O' = O_1 \cup O_2$
  - $S' = S_1 \times S_2$
  - $r' = r_1 \times r_2$
  - $\delta' = \{ (A_1, A_2, s_1, s_2, t_1, t_2) : (A_1, s_1, t_1) \in \delta_1 \text{ and } (A_2, s_2, t_2) \in \delta_2 \}$
  - $\lambda' = \{ (A_1, A_2, s_1, s_2, B_1, B_2) : (A_1, s_1, B_1) \in \lambda_1 \text{ and } (A_2, s_2, B_2) \in \lambda_2 \}$
- Note:
  - $A_1 \subseteq I_1, A_2 \subseteq I_2, B_1 \subseteq O_1, B_2 \subseteq O_2$
  - $2^{X \cup Y} = 2^X \times 2^Y$

15

EE249Fall07

## FSM Composition



- Constraint application
 
$$\lambda = \{ (A_1, A_2, s_1, s_2, B_1, B_2) \in \lambda' : \text{for all } (o, i_1, \dots, i_n) \in C \quad o \in B_1 \cup B_2 \text{ if and only if } i_j \in A_1 \cup A_2 \text{ for all } j \}$$
- The application of the constraint rules out the cases where the connected input and output have different values (present/absent).

16

EE249Fall07



## FSM Composition

$$I = I_1 \cup I_2$$

$$O = O_1 \cup O_2$$

$$S = S_1 \times S_2$$

Assume that

$$o_1 \in O_1, i_3 \in I_2, o_1 = i_3 \text{ (communication)}$$

$\delta$  and  $\lambda$  are such that, e.g., for each pair:

$$\delta_1(\{i_1\}, s_1) = t_1, \quad \lambda_1(\{i_1\}, s_1) = \{o_1\}$$


$$\delta_2(\{i_2, i_3\}, s_2) = t_2, \quad \lambda_2(\{i_2, i_3\}, s_2) = \{o_2\}$$

we have:

$$\delta(\{i_1, i_2, i_3\}, (s_1, s_2)) = (t_1, t_2)$$

$$\lambda(\{i_1, i_2, i_3\}, (s_1, s_2)) = \{o_1, o_2\}$$

i.e.  $i_3$  is in input pattern iff  $o_2$  is in output pattern




17

EE249Fall07

## FSM Composition

- Problem: what if there is a cycle?
  - Moore machine:  $\delta$  depends on input and state,  $\lambda$  only on state  
composition is always *well-defined*
  - Mealy machine:  $\delta$  and  $\lambda$  depend on input and state  
composition may be *undefined*  
what if  $\lambda_1(\{i_1\}, s_1) = \{o_1\}$  but  $o_2 \notin \lambda_2(\{i_3\}, s_2)$ ?



- Causality analysis in Mealy FSMs (Berry '98)

18

EE249Fall07

## Moore vs. Mealy



- Theoretically, same computational power (almost)
- In practice, different characteristics
- Moore machines:
  - non-reactive  
(response delayed by 1 cycle)
  - easy to compose  
(always well-defined)
  - good for implementation
    - software is always “slow”
    - hardware is better when I/O is latched

19

EE249Fall07

## Moore vs. Mealy



- Mealy machines:
  - reactive  
(0 response time)
  - hard to compose  
(problem with combinational cycles)
  - problematic for implementation
    - software must be “fast enough”  
(synchronous hypothesis)
    - may be needed in hardware, for speed

20

EE249Fall07

## Hierarchical FSM models



- Problem: how to reduce the size of the representation?
- Harel's classical papers on StateCharts (language) and bounded concurrency (model): 3 orthogonal exponential reductions
- Hierarchy:
  - state a “encloses” an FSM
  - being in a means FSM in a is active
  - states of a are called OR states
  - used to model pre-emption and exceptions
- Concurrency:
  - two or more FSMs are simultaneously active
  - states are called AND states
- Non-determinism:
  - used to abstract behavior

21

EE249Fall07

## Models Of Computation for reactive systems



- Main MOCs:
  - Communicating Finite State Machines
  - Dataflow Process Networks
  - Petri Nets
  - Discrete Event
  - Codesign Finite State Machines
- Main languages:
  - StateCharts
  - Esterel
  - Dataflow networks

22

EE249Fall07

## StateCharts



- An extension of conventional FSMs
- **Conventional FSMs** are inappropriate for the behavioral description of complex control
  - flat and unstructured
  - inherently sequential in nature
- *StateCharts* supports *repeated decomposition* of states into sub-states in an AND/OR fashion, combined with a *synchronous* (instantaneous broadcast) communication mechanism

23

EE249Fall07



## State Decomposition



- **OR-States** have sub-states that are related to each other by *exclusive-or*
- **AND-States** have orthogonal state components (synchronous FSM composition)
  - AND-decomposition can be carried out on any level of states (more convenient than allowing only one level of communicating FSMs)
- **Basic States** have no sub-states (bottom of hierarchy)
- **Root State** : no parent states (top of hierarchy)

24

EE249Fall07



## StateCharts Syntax



- The general syntax of an expression labeling a transition in a StateChart is  $e[c]/a$ , where
  - $e$  is the *event* that triggers the transition
  - $c$  is the *condition* that guards the transition (cannot be taken unless  $c$  is true when  $e$  occurs)
  - $a$  is the *action* that is carried out if and when the transition is taken
- For each transition label:
  - event condition and action are optional
  - an event can be the changing of a value
  - standard comparisons are allowed as conditions and assignment statements as actions

27

EE249Fall07

## StateCharts Actions and Events



- An action  $a$  on the edge leaving a state may also appear as an event triggering a transition going into an orthogonal state:
  - a state transition broadcasts an event visible immediately to all other FSMs, that can make transitions immediately and so on
  - executing the first transition will immediately cause the second transition to be taken *simultaneously*
- Actions and events may be associated to the execution of orthogonal components :  $start(A)$  ,  $stopped(B)$

28

EE249Fall07

## Graphical Hierarchical FSM Languages



- Multitude of commercial and non-commercial variants:
  - StateCharts, UML, StateFlow, ...
- Easy to use for control-dominated systems
- Simulation (animated), SW and HW synthesis
- Original StateCharts have problems with causality loops and instantaneous events:
  - circular dependencies can lead to paradoxes
  - behavior is implementation-dependent
  - not a truly synchronous language
- Hierarchical states necessary for complex reactive system specification

29

EE249Fall07

## Synchronous vs. Asynchronous FSMs



- Synchronous (Esterel, StateCharts):
  - communication by shared variables that are read and written in zero time
  - communication and computation happens instantaneously at discrete time instants
  - all FSMs make a transition simultaneously (lock-step)
  - may be difficult to implement
    - multi-rate specifications
    - distributed/heterogeneous architectures

30

EE249Fall07

## Synchronous vs. Asynchronous FSMs






- A-synchronous FSMs:
  - free to proceed independently
  - do not execute a transition at the same time (except for CSP rendezvous)
  - may need to share notion of time: synchronization
  - easy to implement

31

EE249Fall07

## Synchronization




32

EE249Fall07



## Handover




- A Mobile Station moving across the cell boundary needs to maintain active connections without interruptions or degradations
- Handover
  - tight inter-base-station synchronization (in GSM achieved using GPS)
  - asynchronous base station operation (UMTS)

33

EE249Fall07

## Frame Synchronization




- Medium Access Control Layer: TDMA
  - each active connection is assigned a number of time slots (channel)
- A common notion of time is needed
  - each Base Station sends a frame synchronization pilot (FS) at the beginning of every frame to ensure that all Mobile Stations have the same slot counts

34

EE249Fall07

## Bit Synchronization



- Transmitter interleaves the payload data with a pilot sequence known by the receiver

PS PD PS PD

- Receiver extracts the clock from the pilot sequence and uses it to sample the payload data.



35

EE249Fall07

## Asynchronous communication

- Blocking vs. non-Blocking



- Blocking read
  - process can not test for emptiness of input
  - must wait for input to arrive before proceed
- Blocking write
  - process must wait for successful write before continue
- blocking write/blocking read (CSP, CCS)
- non-blocking write/blocking read (FIFO, CFSMs, SDL)
- non-blocking write/non-blocking read (shared variables)


36

EE249Fall07

## Asynchronous communication



- Buffers used to adapt when sender and receiver have different rate
  - what size?
- Lossless vs. lossy
  - events/tokens may be lost
  - bounded memory: overflow or overwriting
  - need to block the sender
- Single vs. multiple read
  - result of each write can be read at most once or several times



37

EE249Fall07

## Communication Mechanisms



- Rendez-Vous (CSP)
  - No space is allocated for the data, processes need to synchronize in some specific points to exchange data
  - Read and write occur simultaneously
- FIFO
  - Bounded (ECFSMs, CFSMs)
  - Unbounded (SDL, ACFSMs, Kahn Process Networks, Petri Nets)
- Shared memory
  - Multiple non-destructive reads are possible
  - Writes delete previously stored data

38

EE249Fall07

## Communication models

	Transmitters	Receivers	Buffer Size	Blocking Reads	Blocking Writes	Single Reads
Unsynchronized	many	many	one	no	no	no
Read-Modify-write	many	many	one	yes	yes	no
Unbounded FIFO	one	one	unbounded	yes	no	yes
Bounded FIFO	one	one	bounded	no	maybe	yes
Single Rendezvous	one	one	one	yes	yes	yes
Multiple Rendezvous	many	many	one	no	no	yes

## Outline

- Part 3: Models of Computation
  - FSMs
  - Discrete Event Systems
  - CFSMs
  - Data Flow Models
  - Petri Nets
  - The Tagged Signal Model

## Discrete Event




- Explicit notion of time (global order...)
- Events can happen at any time asynchronously
- As soon as an input appears at a block, it may be executed
- The execution may take non zero time, the output is marked with a time that is the sum of the arrival time plus the execution time
- Time determines the order with which events are processed
- DE simulator maintains a global event queue (Verilog and VHDL)
- Drawbacks
  - global event queue => tight coordination between parts
  - Simultaneous events => non-deterministic behavior
  - Some simulators use delta delay to prevent non-determinacy

41

EE249Fall07


## Simultaneous Events in DE




Fire B or C?

B has 0 delay

B has delta delay



Fire C once? or twice?



Fire C twice.

Can be refined

E.g. introduce timing constraints  
(minimum reaction time 0.1 s)

Still have problem with 0-delay  
(causality) loop

42

EE249Fall07

## Outline



- Part 3: Models of Computation
  - FSMs
  - Discrete Event Systems
  - **CFSMs**
  - Data Flow Models
  - Petri Nets
  - The Tagged Signal Model

43

EE249Fall07

## Co-Design Finite State Machines: Combining FSM and Discrete Event



- Synchrony and asynchrony
- CFSM definitions
  - Signals & networks
  - Timing behavior
  - Functional behavior
- CFSM & process networks
- Example of CFSM behaviors
  - Equivalent classes



44

EE249Fall07

## Codesign Finite State Machine



- Underlying MOC of Polis and VCC
- Combine aspects from several other MOCs
- Preserve formality and efficiency in implementation
- Mix
  - synchronicity
    - zero and infinite time
  - asynchronicity
    - non-zero, finite, and bounded time
- Embedded systems often contain both aspects




45

EE249Fall07

## Synchrony: Basic Operation



- Synchrony is often implemented with clocks
- At clock ticks
  - Module reads inputs, computes, and produce output
  - All synchronous events happen simultaneously
  - Zero-delay computations
- Between clock ticks
  - Infinite amount of time passed



46

EE249Fall07

## Synchrony: Basic Operation (2)



- Practical implementation of synchrony
  - Impossible to get zero or infinite delay
  - Require: computation time  $\ll$  clock period
  - Computation time = 0, w.r.t. reaction time of environment
- Feature of synchrony
  - Functional behavior independent of timing
    - Simplify verification
  - Cyclic dependencies may cause problem
    - Among (simultaneous) synchronous events




47

EE249Fall07

## Synchrony: Triggering and Ordering



- All modules are triggered at each clock tick
- Simultaneous signals
  - No a priori ordering
  - Ordering may be imposed by dependencies
    - Implemented with delta steps





## Synchrony: System Solution



- System solution
  - Output reaction to a set of inputs
- Well-designed system:
  - Is completely specified and functional
  - Has an unique solution at each clock tick
  - Is equivalent to a single FSM
  - Allows efficient analysis and verification
- Well-designed-ness
  - May need to be checked for each design (Esterel)
  - Cyclic dependency among simultaneous events

49

EE249Fall07

## Synchrony: Implementation Cost



- Must verify synchronous assumption on final design
  - May be expensive
- Examples:
  - Hardware
    - Clock cycle > maximum computation time
    - Inefficient for average case
  - Software
    - Process must finish computation before
      - New input arrival
      - Another process needs to start computation

50

EE249Fall07

## Pure Asynchrony: Basic Operation



- Events are never simultaneous
  - No two events have the same tag
- Computation starts at a change of the input
- Delays are arbitrary, but bounded



51

EE249Fall07

## Asynchrony: Triggering and Ordering



- Each module is triggered to run at a change of input
- No a priori ordering among triggered modules
  - May be imposed by scheduling at implementation



52

EE249Fall07

## Asynchrony: System Solution



- Solution strongly dependent on input timing
- At implementation
  - Events may “appear” simultaneous
  - Difficult/expensive to maintain total ordering
    - Ordering at implementation decides behavior
    - Becomes DE, with the same pitfalls



53

EE249Fall07

## Asynchrony: Implementation Cost



- Achieve low computation time (average)
  - Different parts of the system compute at different rates
- Analysis is difficult
  - Behavior depends on timing
  - Maybe be easier for designs that are insensitive to
    - Internal delay
    - External timing



54

EE249Fall07

## Asynchrony vs. Synchrony in System Design

- They are different at least at
  - Event buffering
  - Timing of event read/write
- Asynchrony
  - Explicit buffering of events for each module
  - Vary and unknown at start-time
- Synchrony
  - One global copy of event
  - Same start time for all modules

55

EE249Fall07

## Combining Synchrony and Asynchrony

- Wants to combine
  - Flexibility of asynchrony
  - Verifiability of synchrony
- Asynchrony
  - Globally, a timing independent style of thinking
- Synchrony
  - Local portion of design are often tightly synchronized
- Globally asynchronous, locally synchronous
  - CFSM networks

56

EE249Fall07

## CFSM Overview



- CFSM is FSM extended with
  - Support for data handling
  - Asynchronous communication
- CFSM has
  - FSM part
    - Inputs, outputs, states, transition and output relation
  - Data computation part
    - External, instantaneous functions

57

EE249Fall07

## CFSM Overview (2)




- CFSM has:
  - Locally synchronous behavior
    - CFSM executes based on snap-shot input assignment
    - Synchronous from its own perspective
  - Globally asynchronous behavior
    - CFSM executes in non-zero, finite amount of time
    - Asynchronous from system perspective
- GALS model
  - Globally: Scheduling mechanism
  - Locally: CFSMs

58

EE249Fall07

## Network of CFSMs: Depth-1 Buffers

- Globally Asynchronous, Locally Synchronous (GALS) model



EE249Fall07

## Introducing a CFSM

- A Finite State Machine
- Input events, output events and *state* events
- Initial values (for state events)
- A transition function
  - Transitions may involve *complex, memory-less, instantaneous* arithmetic and/or Boolean functions
  - All the state of the system is under form of events
- Need rules that define the CFSM behavior

60

EE249Fall07

## CFSM Rules: phases

- Four-phase cycle:
  - ☆ Idle
  - ⌚ Detect input events
  - ⌚ Execute one transition
  - ⌚ Emit output events
- Discrete time
  - Sufficiently accurate for synchronous systems
  - Feasible formal verification
- Model semantics: *Timed Traces* i.e. sequences of events labeled by time of occurrence

61

EE249Fall07

## CFSM Rules: phases

- Implicit *unbounded delay* between phases
- *Non-zero* reaction time
  - (avoid *inconsistencies* when interconnected)
- *Causal* model based on *partial order*
  - (*global asynchronicity*)
  - potential verification speed-up
- Phases *may not overlap*
- Transitions always *clear input buffers*
  - (*local synchronicity*)

62

EE249Fall07

## Communication Primitives



- Signals
  - Carry information in the form of events and/or values
    - Event signals: present/absence
    - Data signals: arbitrary values
      - Event, data may be paired
  - Communicate between two CFSMs
    - 1 input buffer / signal / receiver
  - Emitted by a sender CFSM
  - Consumed by a receiver CFSM by setting buffer to 0
  - “Present” if emitted but not consumed

63

EE249Fall07

## Communication Primitives (2)



- Input assignment
  - A set of values for the input signals of a CFSM
- Captured input assignment
  - A set of input values read by a CFSM at a particular time
- Input stimulus
  - Input assignment with at least one event present

64

EE249Fall07



## Signals and CFSM



- CFSM
  - Initiates communication through events
  - Reacts only to input stimulus
    - except initial reaction
  - Writes data first, then emits associated event
  - Reads event first, then reads associated data

65

EE249Fall07

## CFSM networks



- Net
  - A set of connections on the same signal
  - Associated with single sender and multiple receivers
  - An input buffer for each receiver on a net
    - Multi-cast communication
- Network of CFSMs
  - A set of CFSMs, nets, and a scheduling mechanism
  - Can be implemented as
    - A set of CFSMs in SW (program/compiler/OS/uC)
    - A set of CFSMs in HW (HDL/gate/clocking)
    - Interface (polling/interrupt/memory-mapped)

66

EE249Fall07

## Scheduling Mechanism



- At the specification level
  - Should be as abstract as possible to allow optimization
  - Not fixed in any way by CFSM MOC
- May be implemented as
  - RTOS for single processor
  - Concurrent execution for HW
  - Set of RTOSs for multi-processor
  - Set of scheduling FSMs for HW

67

EE249Fall07

## Timing Behavior



- Scheduling Mechanism
  - Globally controls the interaction of CFSMs
  - Continually deciding which CFSMs can be executed
- CFSM can be
  - Idle
    - Waiting for input events
    - Waiting to be executed by scheduler
  - Executing
    - Generate a single reaction
    - Reads its inputs, computes, writes outputs

68

EE249Fall07

## Timing Behavior: Mathematical Model



- Transition Point
  - Point in time a CFSM starts executing
- For each execution
  - Input signals are read and cleared
  - Partial order between input and output
  - Event is read before data
  - Data is written before event emission

69

EE249Fall07

## Timing Behavior: Transition Point



- A transition point  $t_i$ 
  - Input may be read between  $t_i$  and  $t_{i+1}$
  - Event that is read may have occurred between  $t_{i-1}$  and  $t_{i+1}$
  - Data that is read may have occurred between  $t_0$  and  $t_{i+1}$
  - Outputs are written between  $t_i$  and  $t_{i+1}$
- CFSM allow loose synchronization of event & data
  - Less restrictive implementation
  - May lead to non intuitive behavior

70

EE249Fall07

## Event/Data Separation

Sender S

Receiver R

Write v1 Emit Write v2 Emit

Read Event Read Value

$t_{i-1}$   $t_1$   $t_2$   $t_i$   $t_3$   $t_4$   $t_{i+1}$

- Value v1 is lost even though
  - It is sent with an event
  - Event may not be lost
- Need atomicity

71

EE249Fall07

## Atomicity

Sender S

Receiver R

Write v1 Emit Write v2 Emit

Read Event Read Value


$t_{i-1}$   $t_1$   $t_2$   $t_i$   $t_3$   $t_4$   $t_{i+1}$

- Group of actions considered as a single entity
- May be costly to implement
- Only atomicity requirement of CFSM
  - Input events are read atomically
    - Can be enforced in SW (bit vector) HW (buffer)
    - CFSM is guaranteed to see a snapshot of input events
- Non-atomicity of event and data
  - May lead to undesirable behavior
  - Atomicized as an implementation trade-off decision

72

EE249Fall07

## Non Atomic Data Value Reading




- Receiver R1 gets (X=4, Y=5), R2 gets (X=5 Y=4)
- X=4 Y=5 never occurs
- Can be remedied if values are sent with events
  - still suffers from separation of data and event

73

EE249Fall07

## Atomicity of Event Reading



- R1 sees no events, R2 sees X, R3 sees X, Y
- Each sees a snapshot of events in time
- Different captured input assignment
  - Because of scheduling and delay

74

EE249Fall07

## Functional Behavior



- Transition and output relations
  - input, present\_state, next\_state, output
- At each execution, a CFSM
  - Reads a captured input assignment
  - If there is a match in transition relation
    - consume inputs, transition to next\_state, write outputs
  - Otherwise
    - consume no inputs, no transition, no outputs

75

EE249Fall07

## Functional Behavior (2)



- Empty Transition
  - No matching transition is found
- Trivial Transition
  - A transition that has no output and no state changes
  - Effectively throw away inputs
- Initial transition
  - Transition to the init (reset) state
  - No input event needed for this transition

76

EE249Fall07

## CFSM and Process Networks



- CFSM
  - An asynchronous extended FSM model
  - Communication via bounded non-blocking buffers
    - Versus CSP and CCS (rendezvous)
    - Versus SDL (unbounded queue & variable topology)
  - Not continuous in Kahn's sense
    - Different event ordering may change behavior
      - Versus dataflow (ordering insensitive)

77

EE249Fall07

## CFSM Networks



- Defined based on a global notion of time
  - Total order of events
  - Synchronous with relaxed timing
    - Global consistent state of signals is required
    - Input and output are in partial order

78

EE249Fall07

## Buffer Overwrite




- CFSM Network has
  - Finite Buffering
  - Non-blocking write
    - Events can be overwritten
      - if the sender is “faster” than receiver
- To ensure no overwrite
  - Explicit handshaking mechanism
  - Scheduling

79

EE249Fall07

## Example of CFSM Behaviors



- A and B produce  $i1$  and  $i2$  at every  $i$
- C produce  $err$  or  $o$  at every  $i1, i2$
- Delay ( $i$  to  $o$ ) for normal operation is  $n_r$ ,  $err$  operation  $2n_r$
- Minimum input interval is  $n_i$
- Intuitive “correct” behavior
  - No events are lost

80

EE249Fall07



## Equivalent Classes of CFSM Behavior



- Assume parallel execution (HW, 1 CFSM/processor)
- Equivalent classes of behaviors are:
  - Zero Delay
    - $nr = 0$
  - Input buffer overwrite
    - $ni < nr$
  - Time critical operation
    - $ni/2 < nr \leq ni$
  - Normal operation
    - $nr < ni/2$

81

EE249Fall07

## Equivalent Classes of CFSM Behavior (2)



- Zero delay:  $nr = 0$ 
  - If C emits an error on some input
    - A, B can react instantaneously & output differently
  - May be logically inconsistent
- Input buffers overwrite:  $ni < nr$ 
  - Execution delay of A, B is larger than arrival interval
    - always loss of event
    - requirements not satisfied

82

EE249Fall07

## Equivalent Classes of CFSM Behavior (3)



- Time critical operation:  $n_i/2 < n_r \leq n_i$ 
  - Normal operation results in no loss of event
  - Error operation may cause lost input
- Normal operation:  $n_r < n_i/2$ 
  - No events are lost
  - May be expensive to implement
- If error is infrequent
  - Designer may accept also time critical operation
  - Can result in lower-cost implementation

83

EE249Fall07

## Equivalent Classes of CFSM Behavior (4)



- Implementation on a single processor
  - Loss of Event may be caused by
    - Timing constraints
      - $n_i < 3n_r$
    - Incorrect scheduling
      - If empty transition also takes  $n_r$

84

EE249Fall07

## Some Possibility of Equivalent Classes



- Given 2 arbitrary implementations, 1 input stream:
  - Dataflow equivalence
    - Output streams are the same ordering
  - Petri net equivalence
    - Output streams satisfy some partial order
  - Golden model equivalence
    - Output streams have the same ordering
      - Except reordering of concurrent events
    - One of the implementations is a reference specification
  - Filtered equivalence
    - Output streams are the same after filtered by observer

85

EE249Fall07

## Conclusion



- CFSM
  - Extension: ACFSM: Initially unbounded FIFO buffers
    - Bounds on buffers are imposed by refinement to yield ECFSM
  - Delay is also refined by implementation
  - Local synchrony
    - Relatively large atomic synchronous entities
  - Global asynchrony
    - Break synchrony, no compositional problem
    - Allow efficient mapping to heterogeneous architectures

86

EE249Fall07