

EE247 Lecture 25

Oversampled ADCs (continued)

- Higher order $\Sigma\Delta$ modulators
 - Last lecture → Cascaded $\Sigma\Delta$ modulators (MASH) (continued)
 - Single-loop single-quantizer modulators with multi-order filtering in the forward path
 - Example: 5th order Lowpass $\Sigma\Delta$
 - Modeling
 - Noise shaping
 - Effect of various nonidealities on the $\Sigma\Delta$ performance
 - Bandpass $\Sigma\Delta$ modulators

EE247 Lecture 25

• Administrative

– Final exam:

- Date: Mon. Dec. 14th
- Time: 1:30pm-4:30pm (note change of time)
- Location: 299 Cory (change of location)
- Closed book/course notes
- No calculators/cell phones/PDAs/Computers
- You can bring **two** 8x11 paper with your own notes
- Final exam covers the entire course material unless specified

EE247 Lecture 25


Project:

- Project reports due Dec. 4th (Dec. 2nd if you are presenting on Dec. 3rd)
- Please make an appointment with the instructor for a 20 minute meeting per team for Frid. Dec. 4th (for early presenters Dec. 2nd)
- Prepare to give a 5 to 10 minute presentation regarding the project during the class period on Dec. 8th (or Dec. 3rd)
 - Highlight the important aspects of your approach towards the implementation of the ADC
 - If the project is joint effort, both team members should present
 - Email your PowerPoint presentation files to H.K. two hours prior to class to conserve class time

EE247 Lecture 25


- Homework for oversampled data converters
 - Due to the time consuming nature of the project, homework covering oversampled converters will not be given. Please review relevant previous year homeworks & solutions e.g.
 - http://www-inst.eecs.berkeley.edu/~ee247/fa07/files07/homework/HW9_2_07.pdf
 - http://www-inst.eecs.berkeley.edu/~ee247/fa07/files07/homework/HW9_sol_Lynn_Wang.pdf

Example: 2-1 Cascaded $\Sigma\Delta$ Modulators



Ref: L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 193 - 202, March 1994.


2-1 Cascaded $\Sigma\Delta$ Modulators



Effect of gain parameters on signal-to-noise ratio

Ref: L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 193 - 202, March 1994.

2-1 Cascaded $\Sigma\Delta$ Modulators Measured Dynamic Range Versus Oversampling Ratio



Ref: L. A. Williams III and B. A. Wooley, "A third-order sigma-delta modulator with extended dynamic range," *IEEE Journal of Solid-State Circuits*, vol. 29, pp. 193 - 202, March 1994.


Comparison of 2nd order & Cascaded (2-1) $\Sigma\Delta$ Modulator Test Results

Digital Audio Application, $f_N = 44.1\text{kHz}$ <i>(Does not include Decimator)</i>		
Reference	Brandt ,JSSC 4/91	Williams, JSSC 3/94
Architecture	2 nd order	(2+1) Order
Dynamic Range	98dB (16-bits)	104dB (17-bits)
Peak SNDR	94dB	98dB
Oversampling rate	256 (theoretical → SQNR=109dB, 18bit)	128 (theoretical → SQNR=128dB, 21bit!)
Differential input range	4Vppd 5V supply	8Vppd 5V supply
Power Dissipation	13.8mW	47.2mW
Active Area	0.39mm ² (1μ tech.)	5.2mm ² (1μ tech.)

Higher Order $\Sigma\Delta$ Modulators (1) Cascaded Modulators Summary

- Cascade two or more stable $\Sigma\Delta$ stages
- Quantization error of each stage is quantized by the succeeding stage/s and subtracted digitally
- Order of noise shaping equals sum of the orders of the stages
- Quantization noise cancellation depends on the precision of analog/digital signal paths
- Quantization noise further randomized \rightarrow less limit cycle oscillation problems
- Typically, no potential instability

Higher Order Lowpass $\Sigma\Delta$ Modulators Forward Path Multi-Order Filter



$$Y(z) = \frac{H(z)}{1+H(z)} X(z) + \frac{1}{1+H(z)} E(z)$$

$$NTF = \frac{Y(z)}{E(z)} = \frac{1}{1+H(z)} = \frac{\cancel{D(z)}}{D(z)+N(z)}$$

- Zeros of NTF (poles of $H(z)$) can be positioned to minimize baseband noise spectrum
- Main issue \rightarrow Ensuring stability for 3rd and higher orders

Overview

- Building behavioral models in stages
- A 5th-order, 1-Bit $\Sigma\Delta$ modulator
 - Noise shaping
 - Complex loop filters
 - Stability
 - Voltage scaling
 - Effect of component non-idealities

Building Models in Stages

- When modeling a complex system like a 5th-order $\Sigma\Delta$ modulator, model development proceeds in stages
 - Each stage builds on its predecessor
- Design goal → detect and eliminate problems at the highest possible level of abstraction
 - Each successive stage consumes progressively more engineering time
- Our $\Sigma\Delta$ model development proceeds in stages:
 - Stage 0 gets to the starting line: Collect references, talk to veterans
 - Stage 1 develops a practical system built with ideal sub-circuits & simulation
 - Stage 2 models key sub-circuit non-idealities and translates the results into real-world sub-circuit performance specifications
 - Real-world model development includes a critical stage 3: Adding elements to earlier stages to model significant surprises found in silicon

$\Sigma\Delta$ Modulator Design

- Procedure

- Establish requirements
- Design noise-transfer function, NTF
- Determine loop-filter, H
- Synthesize filter
- Evaluate performance,
- Establish stability criteria

Ref: R. W. Adams and R. Schreier, "Stability Theory for $\Delta\Sigma$ Modulators," in Delta-Sigma Data Converters- S. Norsworthy et al. (eds), IEEE Press, 1997


Example: Modulator Specification

- Example: Audio ADC
 - Dynamic range DR 18 Bits
 - Signal bandwidth B 20 kHz
 - Nyquist frequency f_N 44.1 kHz
 - Modulator order L 5
 - Oversampling ratio $M = f_s/f_N$ 64
 - Sampling frequency f_s 2.822 MHz
- The order L and oversampling ratio M are chosen based on
 - SQNR > 120dB

Noise Transfer Function, NTF(z)

```
% stop-band attenuation Rstop=80dB, L=5 ...
L=5;
Rstop = 80;
B=20000;
[b,a] = cheby2(L, Rstop, B, 'high');
% normalize
b = b/b(1);
NTF = filt(b, a, ...);
```


Chebychev II filter chosen
→ zeros in stop-band





Loop-Filter Characteristics H(z)


$$NTF = \frac{Y(z)}{E(z)} = \frac{1}{1 + H(z)}$$
$$\rightarrow H(z) = \frac{1}{NTF} - 1$$

Note: For 1st order ΣΔ an integrator is used instead of the high order filter shown






5th Order Noise Shaping AFE Simulation Results




- Mostly quantization noise, except at low frequencies
- Let's zoom into the baseband portion...

5th Order Noise Shaping




- SQNR > 120dB
- Sigma-delta modulators are usually designed for negligible quantization noise
- Other error sources dominate, e.g. thermal noise are allowed to dominate & thus provide dithering to eliminate limit cycle oscillations

In-Band Noise Shaping



- Lot's of gain in the loop filter pass-band
- Forward path filter not necessarily stable!
- Remember that:
 - ✓ NTF $\sim 1/H \rightarrow$ small within passband since H is large
 - ✓ STF = $H/(1+H) \rightarrow \sim 1$ within passband

Stability Analysis




- Approach: linearize quantizer and use linear system theory!
- One way of performing stability analysis \rightarrow use RLocus in Matlab with $H(z)$ as argument and G_{eff} as variable
- Effective quantizer gain


$$G_{eff}^2 = \frac{\overline{y^2}}{q^2}$$

- Can obtain G_{eff} from simulation
Ref: R. W. Adams and R. Schreier, "Stability Theory for $\Delta\Sigma$ Modulators," in Delta-Sigma Data Converters- S. Norsworthy et al. (eds), IEEE Press, 1997

Quantizer Gain (G_{eff})



$G_{\text{eff}} (\text{large signal})$
 $V_{\text{out}}/V_{\text{in}}$




Stability Analysis

$$\begin{aligned} STF &= \frac{G \cdot H(z)}{1 + G \cdot H(z)} \\ H(z) &= \frac{N(z)}{D(z)} \\ \rightarrow STF &= \frac{G \cdot N(z)}{D(z) + G \cdot N(z)} \end{aligned}$$


- Zeros of STF same as zeros of $H(z)$
- Poles of STF vary with G
- For $G=\text{small}$ (no feedback) poles of the STF same as poles of $H(z)$
- For $G=\text{large}$, poles of STF move towards zeros of $H(z)$
- Draw root-locus: for G values for which poles move to LHP (s-plane) or inside unit circle (z-plane) \rightarrow system is stable

Modulator z-Plane Root-Locus




– Note: Final exam does NOT include Root Locus

Effective Quantizer Gain, G_{eff}



Internal Node Voltages




- Internal signal peak amplitudes are weak function of input level (except near overload)
 - Maximum peak-to-peak voltage swing approach $\pm 10V$! Exceed supply voltage!
 - Solution:
 - Node scaling based on max. signal handling capability of integrators

EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 27

Node Scaling Example: 3rd Integrator Output Voltage Scaled by α




EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 28

Node Voltage Scaling




- Integrator output range reasonable for new parameters
- But: maximum input signal limited to -5dB (-7dB with safety) – fix?

Input Range Scaling


Increasing the DAC levels by using higher value for g reduces the analog to digital conversion gain:

$$\frac{D_{OUT}(z)}{V_{IN}(z)} = \frac{H(z)}{1+gH(z)} \approx \frac{1}{g}$$



Increasing V_{IN} & g by the same factor leaves 1-Bit data unchanged


Scaled Stage 1 Model



g modified:
From 1 to 2.5;


→Overload
input level
shifted up by
8dB

Scaled Stage 1 Model




$g = 2.5;$

Stability Verification Post Scaling



Note: Operating the AFE at signals <0dBV ensures system stability

5th Order Modulator Final Parameter Values




Stable input range with margin $\sim \pm 1V$


Summary

- Stage 1 model verified – stable and meets SQNR specification
- Stage 2 issues in 5th order $\Sigma\Delta$ modulator
 - DC inputs
 - Spurious tones
 - Dither
 - kT/C noise

5th Order Noise Shaping



In-Band Noise




EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 37

5th Order Noise Shaping



EECS 247- Lecture 25


Oversampled ADCs

© 2009 Page 38

Out-of-Band vs In-Band Signals

- A digital (low-pass) filter with suitable coefficient precision can eliminate out-of-band quantization noise
- No filter can attenuate unwanted in-band components without attenuating the signal
- We'll spend some time making sure the components at $f_s/2-f_{in}$ will not "mix" down to the signal band
- But first, let's look at the modulator response to small DC inputs (or offset) ...

$\Sigma\Delta$ Tones Generated by Small DC Input Signals



Limit Cycles

- Representing a DC term with a $-1/+1$ pattern ... e.g.

$$\frac{1}{11} \rightarrow \left\{ \underbrace{-1}_{1} \underbrace{+1}_{2} \underbrace{-1}_{3} \underbrace{+1}_{4} \underbrace{-1}_{5} \underbrace{+1}_{6} +1 \right\}$$
$$\overbrace{}^{\langle 0 \rangle}$$
$$\overbrace{}^{\langle \frac{1}{11} \rangle}$$

- Spectrum:

$$\frac{f_s}{11}, 2\frac{f_s}{11}, 3\frac{f_s}{11}, \dots$$

Limit Cycles

- The frequency of the tones are indeed quite predictable
 - Fundamental

$$f_\delta = f_s \frac{V_{DC}}{V_{DAC}}$$
$$= 3MHz \frac{5mV}{2.5V}$$
$$= \underline{6kHz}$$


- Tone velocity (useful for debugging)

$$\frac{df_\delta}{dV_{DC}} = \frac{f_s}{V_{DAC}}$$

$$\frac{df_\delta}{dV_{DC}} = \underline{1.2kHz/mV}$$

- Note: For digital audio in this case DC signal > 20mV generates tone with $f_\delta > 24kHz \rightarrow$ out-of-band \rightarrow no problem

$\Sigma\Delta$ Spurious Tones Effect of Small DC Input @ Vicinity of $f_s/2$



EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 43

$\Sigma\Delta$ Spurious Tones

- In-band spurious tones look like signal
- Can be a major problem in some applications
 - E.g. audio → even tones with power below the quantization noise floor can be audible
- Spurious tones near $f_s/2$ can be aliased down into the signal band of interest
 - Since they are often strong, even a small amount of aliasing can create a major problem
 - We will look at mechanisms that alias tones later
- First let's look at dither as a means to reduce or eliminate in-band spurious tones

EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 44

Dither


- DC inputs can be represented by many possible bit patterns
- Including some that are random (non-periodic) but still average to the desired DC input
- The spectrum of such a sequence has no spurious tones
- How can we get a $\Sigma\Delta$ modulator to produce such “randomized” sequences?

Dither

- The target DR for our audio $\Sigma\Delta$ is 18 Bits, or 113dB
- Designed SQNR~120dB allows thermal noise to dominate at -115dB level
- Let's choose the sampling capacitor such that it limits the dynamic range:

$$DR = \frac{\frac{1}{2} (V_{FS})^2}{v_n^2} \quad V_{FS} = 1Vp$$
$$\rightarrow \sqrt{v_n^2} = \sqrt{\frac{1}{2DR}} (V_{FS}) = 1\mu V$$


Effect of Dither on In-Band Spurious Tones



5mV DC input

- Thermal noise added at the input of the 1st integrator
- In-band spurious tones disappear
- Note: they are not just buried
- How can we tell?

Effect of Dither on Spurious Tones Near $f_s/2$




Key point:
Dither at an amplitude which eliminate the in-band tones has virtually no effect on tones near $f_s/2$

kT/C Noise


- So far we've looked at noise added to the input of the $\Sigma\Delta$ modulator, which is also the input of the first integrator
- Now let's add noise also to the input of the second integrator
- Let's assume a 1/16 sampling capacitor value for the 2nd integrator wrt the 1st integrator
 - This gives 4 μ V rms noise

kT/C Noise




- 5mV DC input
- Noise from 2nd integrator smaller than 1st integrator noise shaped
- Why?

Effect of Integrator kT/C Noise




- Noise from 1st integrator is referred directly to the input
- Noise from 2nd integrator is first-order noise shaped
- Noise from subsequent integrators → attenuated even further
→ Especially for high oversampling ratios, only the first 1 or 2 integrators add significant thermal noise. This is true also for other imperfections.

Dither



Full-Scale Inputs


- With practical levels of thermal noise added, let's try a 5kHz sinusoidal input near full-scale
- No distortion is visible in the spectrum
 - 1-Bit modulators are intrinsically linear
 - But tones exist at high frequencies
 - To the oversampled modulator, a sinusoidal input looks like two “slowly” alternating DCs ... hence giving rise to limit cycles



Recap

- Dither successfully removes in-band tones that would corrupt the signal
- The high-frequency tones in the quantization noise spectrum will be removed by the digital filter following the modulator
- What if some of these strong tones are demodulated to the base-band prior to digital filtering?
- Why would this happen?
→ Vref Interference

V_{ref} Interference via Modulation




$$x_1(t) = X_1 \cos(\omega_1 t)$$

$$x_2(t) = X_2 \cos(\omega_2 t)$$

$$x_1(t) \times x_2(t) = \frac{X_1 X_2}{2} [\cos(\omega_1 t + \omega_2 t) + \cos(\omega_1 t - \omega_2 t)]$$

Modulation via DAC




$$y(t) = D_{out} = \pm I$$


$V_{ref} = 2.5V + Im\,V f_s/2$ square wave

$$v(t) = y(t) \times V_{ref}$$

Modulation via DAC



V_{ref} Interference via Modulation




EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 59

V_{ref} Interference via Modulation




Symmetry of the spectra at $f_s/2$ and DC confirm that this is modulation

EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 60


V_{ref} Spurious Tone Velocity vs Native Tone Velocity



V_{ref} Interference via Modulation

- Simulations performed to verify the effect of the DAC reference contamination via output signal interference particularly in the vicinity of $f_s/2$
- Interference modulates the high-frequency tones
- Since the high frequency tones are strong, a small amount ($1\mu\text{V}$) of interference suffices to create audible base-band tones
- Stronger interference (1mV) not only aliases spurious tones but elevates noise floor by aliasing high frequency quantization noise
- Amplitude of modulated tones is proportional to interference
- The velocity of modulated tones is half that of the native tones
- Such differences could help debugging of silicon
- How clean does the reference have to be?


V_{ref} Interference



Summary

- The model can drive almost all capacitor sizing decisions based on:
 - Gain scaling
 - kT/C noise
 - Dither
- Dither quite effective in the elimination of native in-band tones
- Extremely clean & well-isolated V_{ref} is required for high-dynamic range applications e.g. digital audio

Bandpass $\Delta\Sigma$ Modulator



- Replace the integrator in 1st order lowpass $\Sigma\Delta$ with a resonator
 \rightarrow 2nd order bandpass $\Sigma\Delta$

EECS 247- Lecture 25

Oversampled ADCs

© 2009 Page 65

Bandpass $\Delta\Sigma$ Modulator Example: 6th Order

Measured output
for a bandpass $\Sigma\Delta$
(prior to digital
filtering)


Key Point:

NTF \rightarrow notch
type
shape

STF \rightarrow bandpass
shape

Ref:

Paolo Cusinato, et. al. "A 3.3-V CMOS 10.7-MHz Sixth-Order Bandpass Modulator with 74-dB Dynamic Range", IEEE JSSCC, VOL. 36, NO. 4, APRIL 2001



EECS 247- Lecture 25


Oversampled ADCs

© 2009 Page 66

Bandpass $\Sigma\Delta$ Characteristics


- Oversampling ratio defined as $f_s/2B$ where B = signal bandwidth
- Typically, sampling frequency is chosen to be $f_s=4xf_{center}$ where $f_{center} \rightarrow$ bandpass filter center frequency
- STF has a bandpass shape while NTF has a notch or band-reject shape
- To achieve same resolution as lowpass, need twice as many integrators

Bandpass $\Sigma\Delta$ Modulator Dynamic Range As a Function of Modulator Order (K)




- Bandpass $\Sigma\Delta$ resolution for order K is the same as lowpass $\Sigma\Delta$ resolution with order $L=K/2$

Example: Sixth-Order Bandpass $\Sigma\Delta$ Modulator



Simulated noise transfer function



Simulated signal transfer function

Ref:

Paolo Cusinato, et. al, "A 3.3-V CMOS 10.7-MHz Sixth-Order Bandpass Modulator with 74-dB Dynamic Range ", IEEE JSSCC, VOL. 36, NO. 4, APRIL 2001

Example: Sixth-Order Bandpass $\Sigma\Delta$ Modulator

Features & Measured Performance


Analog input full-scale	4.4V (differential)
Sampling frequency (f_s)	42.8MHz $\leftarrow f_s = 4x f_{center}$
Center frequency (f_0)	10.7MHz
Signal bandwidth	200kHz $\leftarrow B$
OSR	107 $\leftarrow OSR = f_s / 2B$
Dynamic range	74dB (200kHz band) 88dB (9kHz band)
Peak SNDR	61dB
IMD (@ -15dB)	71dbc
Active die area	1mm ²
Power supply	3.3V
Power consumption	76mW (adaptive biasing) 126mW (standard biasing)
Technology	0.35μm CMOS

Ref:

Paolo Cusinato, et. al, "A 3.3-V CMOS 10.7-MHz Sixth-Order Bandpass Modulator with 74-dB Dynamic Range ", IEEE JSSCC, VOL. 36, NO. 4, APRIL 2001

Modulator Front-End Testing

- Should make provisions for testing the modulator (AFE) separate from the decimator (digital back-end)
- Data acquisition board used to collect 1-bit digital output at f_s rate
- Analyze data in a PC environment or dedicated test equipment in manufacturing environments can be used
- Need to run DFT on the collected data and also make provisions to perform the function of digital decimation filter in software
- Typically, at this stage, parts of the design phase behavioral modeling effort can be utilized
- Good testing strategy vital for debugging/improving challenging designs



Summary Oversampled ADCs

- Noise shaping utilized to reduce baseband quantization noise power
- Reduced precision requirement for analog building blocks compared to Nyquist rate converters
- Relaxed transition band requirements for analog anti-aliasing filters due to oversampling
- Takes advantage of low cost, low power digital filtering
- Speed is traded for resolution
- Typically used for lower frequency applications compared to Nyquist rate ADCs