

	EE247	
	Lecture 24	
Oversampled ADC	s (continued)	
-2^{nd} order $\Sigma\Delta$ modu	ilator	
 Practical implem 	entation	
 Effect of varion performance 	ous building block nonidealitie	s on the $\Sigma\Delta$
 Integrator 	maximum signal handling cap	pability
 Integrator 	finite DC gain	
Comparat	or hysteresis (minimum signa	I handling capability)
 Integrator Effect of k 		
• Ellect of r	mp bandwidth	
• Onamn sh	ew limited settling	
– Implementati	on example	
-Higher order $\Sigma\Lambda$ m	iodulators	
Cascaded modul	ators (multi-stage)	
Single-loop singl the forward path	e-quantizer modulators with n	nulti-order filtering in
EECS 247- Lecture 24	Oversampled ADCs	© 2009 Page 2





























































































Digital Audio Application, $f_N = 50 kHz$ (Does not include Decimator)			
Architecture	2 nd order	(2+1) Order	
Dynamic Range	98dB (16-bits)	104dB (17-bits)	
Peak SNDR	94dB	98dB	
Oversampling rate	256 (theoretical \rightarrow SNR=109dB)	128 (theoretical \rightarrow SNR=128dB)	
Differential input	4Vppd	8Vppd	
range	5V supply	5V supply	
Power Dissipation	13.8mW	47.2mW	
Active Area	$0.39mm^2$ (1µ tech.)	$5.2mm^2$ (1µ tech.)	





















