

# EE247

## Lecture 18

### ADC Converters


#### – Sampling (continued)

- Sampling switch charge injection & clock feedthrough
  - Complementary switch
  - Use of dummy device
  - Bottom-plate switching

#### – Track & hold


- T/H circuits
- T/H combined with summing/difference function
- T/H circuit incorporating gain & offset cancellation
- T/H aperture uncertainty

## Practical Sampling Issues



- Switch induced noise due to M1 finite channel resistance
- Clock jitter
- Finite  $R_{sw} \rightarrow$  limited bandwidth  $\rightarrow$  finite acquisition time
- $R_{sw} = f(V_{in}) \rightarrow$  distortion
- ➔ • Switch charge injection & clock feedthrough


## Sampling Switch Charge Injection & Clock Feedthrough Switching from Track to Hold




- First assume  $V_i$  is a DC voltage
- When switch turns off  $\rightarrow$  offset voltage induced on  $C_s$
- Why?

## Sampling Switch Charge Injection

MOS xtor operating in triode region  
Cross section view




Distributed channel resistance &  
gate & junction capacitances




- Channel  $\rightarrow$  distributed RC network formed between G,S, and D
- Channel to substrate junction capacitance  $\rightarrow$  distributed & voltage dependant
- Drain/Source junction capacitors to substrate  $\rightarrow$  voltage dependant
- Over-lap capacitance  $C_{ov} = L_D x W x C_{ox}'$  associated with G-S & G-D overlap

## Switch Charge Injection Slow Clock





- Slow clock  $\rightarrow$  clock fall time  $\gg$  device speed  
 $\rightarrow$  During the period ( $t^-$  to  $t_{off}$ ) current in channel discharges channel charge into low impedance signal source
- Only source of error  $\rightarrow$  Clock feedthrough from  $C_{ov}$  to  $C_s$

## Switch Clock Feedthrough Slow Clock



## Switch Charge Injection & Clock Feedthrough Slow Clock- Example





$$C'_{ov} = 0.1 \text{ fF} / \mu \quad C_{ox} = 9 \text{ fF} / \mu^2 \quad V_{th} = 0.4 \text{ V} \quad V_L = 0$$

$$\varepsilon = -\frac{C_{ov}}{C_s} = -\frac{10 \mu \times 0.1 \text{ fF} / \mu}{1 \text{ pF}} = -0.1\%$$

Allowing  $\varepsilon = 1/2 \text{ LSB} \rightarrow \text{ADC resolution} < \sim 9 \text{ bit}$

$$V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L) = -0.4 \text{ mV}$$

## Switch Charge Injection & Clock Feedthrough Fast Clock



- Sudden gate voltage drop  $\rightarrow$  no gate voltage to establish current in channel  $\rightarrow$  channel charge has no choice but to escape out towards S & D

## Switch Charge Injection & Clock Feedthrough Fast Clock

Clock Fall-Time  $\ll$  Device Speed:


$$\Delta V_o = -\frac{C_{ov}}{C_{ov} + C_s}(V_H - V_L) - \left(\frac{1}{2}\right) \times \frac{Q_{ch}}{C_s}$$

$$\approx -\frac{C_{ov}}{C_{ov} + C_s}(V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L((V_H - V_i - V_{th}))}{C_s}$$

$$V_o = V_i(1 + \varepsilon) + V_{os}$$


where  $\varepsilon = \frac{1}{2} \times \frac{WC_{ox}L}{C_s}$

$$V_{os} = -\frac{C_{ov}}{C_s}(V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s}$$



- For simplicity it is assumed channel charge divided equally between S & D
- Source of error  $\rightarrow$  channel charge transfer + clock feedthrough via  $C_{ov}$  to  $C_s$


## Switch Charge Injection & Clock Feedthrough Fast Clock- Example




$$C_{ov} = 0.1 \frac{fF}{\mu}, C_{ox} = 9 \frac{fF}{\mu^2}, V_{th} = 0.4V, V_{DD} = 1.8V, V_L = 0$$

$$\varepsilon = 1/2 \times \frac{WLC_{ox}}{C_s} = \frac{10\mu \times 0.18\mu \times 9fF / \mu^2}{1pF} = 1.6\% \rightarrow \sim 5\text{-bit}$$

$$V_{os} = -\frac{C_{ov}}{C_s}(V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s} = -1.8mV - 14.6mV = -16.4mV$$



## Switch Charge Injection & Clock Feedthrough Example-Summary



Error function of:

- Clock fall time
- Input voltage level
- Source impedance
- Sampling capacitance size
- Switch size

⚡ → Clock fall/rise should be controlled not to be faster (sharper) than necessary

## Switch Charge Injection Error Reduction

- How do we reduce the error?
  - Reduce switch size to reduce channel charge?

$$\Delta V_o = -\frac{1}{2} \frac{Q_{ch}}{C_s} \downarrow$$

$$\tau = R_{ON} C_s = \frac{C_s}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})} \uparrow \quad (\text{note: } \frac{T_s}{2} = k\tau)$$

Consider the figure of merit (FOM):

$$FOM = \frac{I}{\tau \times \Delta V_o} \approx \frac{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})}{C_s} \times 2 \times \frac{C_s}{W C_{ox} L ((V_H - V_i - V_{th}))}$$



$$\rightarrow FOM \propto \mu / L^2$$

- ❖ Reducing switch size increases  $\tau$  → increased distortion → not a viable solution
- ❖ Small  $\tau$  and small  $\Delta V$  → use minimum channel length (mandated by technology)
- ❖ For a given technology  $\tau \times \Delta V \sim \text{constant}$

## Sampling Switch Charge Injection & Clock Feedthrough Summary

- Extra charge injected onto sampling capacitor @ switch device turn-off
  - Channel charge injection
  - Clock feedthrough to  $C_s$  via  $C_{ov}$
- Issues due to charge injection & clock feedthrough:
  - DC offset induced on hold C
  - Input dependant error voltage  $\rightarrow$  distortion
- Solutions:
  - Slowing down clock edges as much as possible
  - Complementary switch?
  - Addition of dummy switches?
  - Bottom-plate sampling?

## Switch Charge Injection & Clock Feedthrough Complementary Switch



- In slow clock case if area of n & p devices widths are equal ( $W_n = W_p$ )  $\rightarrow$  effect of overlap capacitor for n & p devices to first order cancel (cancellation accuracy depends on matching of n & p width and overlap length  $L_D$ )
- Since in CMOS technologies  $\mu_n \sim 2.5\mu_p$  choice of  $W_n = W_p$  not optimal from linearity perspective ( $W_p > W_n$  preferable)

## Switch Charge Injection Complementary Switch Fast Clock

$$|Q_{ch-n}| = W_n C_{ox} L_n (V_H - V_i - |V_{th-n}|)$$



$$|Q_{ch-p}| = W_p C_{ox} L_p (V_i - V_L - |V_{th-p}|)$$

$$\Delta V_o \approx -\frac{I}{2} \left( \frac{|Q_{ch-n}|}{C_s} - \frac{|Q_{ch-p}|}{C_s} \right)$$



$$V_o = V_i(I + \varepsilon) + V_{os}$$

$$\varepsilon \approx -\frac{I}{2} \times \frac{W_n C_{ox} L_n + W_p C_{ox} L_p}{C_s}$$

- In fast clock case
  - To 1<sup>st</sup> order, offset due to overlap caps cancelled for equal device width
  - Input voltage dependant error worse!



## Switch Charge Injection Dummy Switch




$$Q_1 \approx \frac{I}{2} Q_{ch}^{M1} + Q_{ov}^{M1}$$

$$Q_2 \approx Q_{ch}^{M2} + 2Q_{ov}^{M2}$$

$$\text{For } W_{M2} = \frac{1}{2} W_{M1} \rightarrow Q_2 = -Q_1 \quad \& \quad Q_{ov}^{M1} = 2Q_{ov}^{M2}$$




## Switch Charge Injection Dummy Switch




- Dummy switch same L as main switch but half W
- Main device clock goes low, dummy device gate goes high  $\rightarrow$  dummy switch acquires same amount of channel charge main switch needs to lose
- Effective only if exactly half of the charge stored in M1 is transferred to M2 (depends on input/output node impedance) and requires good matching between clock fall/rise

## Switch Charge Injection Dummy Switch



- To guarantee half of charge goes to each side  $\rightarrow$  create the same environment on both sides
  - ❖ Add capacitor equal to sampling capacitor to the other side of the switch
  - + add fixed resistor to emulate input resistance of following circuit
  - $\rightarrow$  Issues: Degrades sampling bandwidth

## Dummy Switch Effectiveness Test




$R=6K$   $C_s=C_d=3pF$   $W/L=18\mu m/9\mu m$   
 $V_{c1}=15V$ : fall, risetime=20ns

$V_{in}$	UNCOMPENSATED SWITCH	COMPENSATED WITH DUMMY	BALANCED SWITCH
0v	-160mV	-45mV	6mV
5v	-105mV	-30mV	1mV
10v	-40mV	-11mV	0.5mV

- Dummy switch  $\rightarrow W=1/2W_{main}$
- As  $V_{in}$  is increased  $V_{c1}-V_{in}$  is decreased  $\rightarrow$  channel charge decreased  $\rightarrow$  less charge injection
- Note large  $L_s$   $\rightarrow$  good device area matching

Ref: L. A. Bienstman et al, "An Eight-Channel 8 13it Microprocessor Compatible NMOS D/A Converter with Programmable Scaling", IEEE JSSC, VOL. SC-15, NO. 6, DECEMBER 1980

## Switch Charge Injection Differential Sampling



$$V_{o+} - V_{o-} = V_{od} \quad V_{i+} - V_{i-} = V_{id}$$

$$V_{oc} = \frac{V_{o+} + V_{o-}}{2} \quad V_{ic} = \frac{V_{i+} + V_{i-}}{2}$$


$$V_{o+} = V_{i+}(1 + \epsilon_1) + V_{os1}$$

$$V_{o-} = V_{i-}(1 + \epsilon_2) + V_{os2}$$

$$V_{od} = V_{id} + V_{id} \frac{(\epsilon_1 + \epsilon_2)}{2} + (\epsilon_1 - \epsilon_2)V_{ic} + V_{os1} - V_{os2}$$


- To 1<sup>st</sup> order, offset terms cancel
- Note gain error  $\epsilon$  still about the same
- Has the advantage of better immunity to noise coupling and cancellation of even order harmonics

## Avoiding Switch Charge Injection Bottom Plate Sampling



- Switches M2 opened slightly earlier compared to M1  
→ Injected charge by the opening of M2 is constant since its GS voltage is constant & eliminated when used differentially
- Since  $C_s$  bottom plate is already open when M1 is opened  
→ No signal dependant charge injected on  $C_s$


## Flip-Around Track & Hold



- Concept based on bottom-plate sampling


## Flip-Around T/H-Basic Operation

$\phi_1 \rightarrow \text{high}$




## Flip-Around T/H-Basic Operation

$\phi_2 \rightarrow \text{high}$




## Flip-Around T/H - Timing



## Charge Injection

- At the instant of transitioning from track to hold mode, some of the charge stored in sampling switch S1 is dumped onto C
- With "Bottom Plate Sampling", only charge injection component due to opening of S1 and is to first-order independent of  $v_{IN}$ 
  - Only a dc offset is added. This dc offset can be removed with a differential architecture



## Flip-Around T/H



## Flip-Around T/H

- S1 is chosen to be an n-channel MOSFET
- Since it always switches the same voltage, its on-resistance,  $R_{S1}$ , is signal-independent (to first order)
- Choosing  $R_{S1} \gg R_{S1A}$  minimizes the non-linear component of  $R = R_{S1A} + R_{S1}$ 
  - Typically, S1A is a wide (much lower resistance than S1) & constant  $V_{GS}$  switch
  - In practice size of S1A is limited by the (nonlinear) S/D capacitance that also adds distortion
  - If S1A's resistance is negligible  $\rightarrow$  delay depends only on S1 resistance
  - S1 resistance is independent of  $V_{IN} \rightarrow$  error due to finite time-constant  $\rightarrow$  independent of  $V_{IN}$


## Differential Flip-Around T/H Choice of Sampling Switch Size



- THD simulated w/o sampling switch boosted clock  $\rightarrow$  -45dB
- THD simulated with sampling switch boosted clock (see graph)

Ref: K. Vleugels et al, "A 2.5-V Sigma-Delta Modulator for Broadband Communications Applications" IEEE JSSC, VOL. 36, NO. 12, DECEMBER 2001, pp. 1887

## Differential Flip-Around T/H




Offset voltage associated with charge injection of S11 & S12 cancelled by differential nature of the circuit

During input sampling phase  $\rightarrow$  amp outputs shorted together


Ref: W. Yang, et al. "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC With 85-dB SFDR at Nyquist Input," IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER 2001 1931

## Differential Flip-Around T/H



- Gain=1
- Feedback factor=1


## Differential Flip-Around T/H Issues: Input Common-Mode Range



- $\Delta V_{in-cm} = V_{out-cm} - V_{sig-cm}$   
 $\rightarrow$  Amplifier needs to have large input common-mode compliance




# Input Common-Mode Cancellation



- Note: Shorting switch M3 added

Ref: R. Yen, *et al.* "A MOS Switched-Capacitor Instrumentation Amplifier," IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-17, NO. 6., DECEMBER 1982 1008

# Input Common-Mode Cancellation



Track mode ( $\phi$  high)

$$V_{C1}=V_{I1}, V_{C2}=V_{I2}$$

$$V_{O1}=V_{O2}=0$$

Hold mode ( $\phi$  low)

$$V_{O1}+V_{O2}=0$$


$$V_{O1}-V_{O2}=-\frac{C_1}{C_1+C_3}(V_{I1}-V_{I2})$$

→ Input common-mode level removed

## Switched-Capacitor Techniques Combining Track & Hold with Other Functions

- T/H + Charge Redistribution Amplifier
- T/H & Input Difference Amplifier
- T/H & Summing Amplifier
- Differential T/H Combined with Gain Stage
- Differential T/H Including Offset Cancellation

## T/H + Charge Redistribution Amplifier



Track mode: (S1, S3 → on S2 → off)

$$V_{C1} = V_{os} - V_{IN}, \quad V_{C2} = 0$$

$$V_o = V_{os}$$

## T/H + Charge Redistribution Amplifier Hold Mode

$$V_{C1} \rightarrow V_{os}$$


$$\Delta V_{C1} = V_{os} - (V_{os} - V_{IN}) = V_{IN}$$

$$\Delta Q_1 = C_1 \Delta V_{C1} = C_1 V_{IN}$$

$$\Delta Q_2 = C_2 \Delta V_{C2} = \Delta Q_1$$

$$\Delta V_{C2} = \left(\frac{C_1}{C_2}\right) V_{C1} = V_{C2}$$



$$V_o = V_{C2} + V_{os} = \left(\frac{C_1}{C_2}\right) V_{IN} + V_{os}$$



Hold/amplify mode (S1, S3 → off S2 → on)

- Offset NOT cancelled, but not amplified
- Input-referred offset =  $(C_2/C_1) \times V_{os}$ , & often  $C_2 < C_1$

## T/H & Input Difference Amplifier



Sample mode:  
(S1, S3 → on S2 → off)  
 $V_{C1} = V_{os} - V_{I1}$ ,  $V_{C2} = 0$   
 $V_o = V_{os}$

## Input Difference Amplifier Cont'd

Subtract/Amplify mode (S1, S3 → off S2 → on)

During previous phase:

$$V_{C1} = V_{os} - V_{I1}, \quad V_{C2} = 0$$

$$V_o = V_{os}$$

$$V_{C1} = V_{os} - V_{I2}$$


$$\Delta V_{C1} = (V_{os} - V_{I2}) - (V_{os} - V_{I1}) = V_{I1} - V_{I2}$$

$$\Delta V_{C2} = \left(\frac{C_1}{C_2}\right) \Delta V_{C1} = \left(\frac{C_1}{C_2}\right) (V_{I1} - V_{I2})$$


$$V_o = \left(\frac{C_1}{C_2}\right) (V_{I1} - V_{I2}) + V_{os}$$

→ Offset NOT cancelled, but not amplified


→ Input-referred offset =  $(C_2/C_1) \times V_{OS}$ , &  $C_2 < C_1$



## T/H & Summing Amplifier



## T/H & Summing Amplifier Cont'd




Sample mode (S1, S3, S5 → on, S2, S4 → off)

$$V_{C1} = V_{os} - V_{11}, \quad V_{C2} = V_{os} - V_{13}, \quad V_{C3} = 0$$

$$V_o = V_{os}$$

## T/H & Summing Amplifier Cont'd

Amplify mode (S1, S3, S5 → off, S2, S4 → on)



$$V_{C1} = V_{os} - V_{12} \Rightarrow \Delta V_{C1} = V_{11} - V_{12}$$


$$V_{C2} = V_{os} - V_{14} \Rightarrow \Delta V_{C2} = V_{13} - V_{14}$$

$$\Delta Q_3 = \Delta Q_1 + \Delta Q_2 = C_1 \Delta V_{C1} + C_2 \Delta V_{C2}$$

$$\Delta V_{C3} = \frac{\Delta Q_3}{C_3} = \left( \frac{C_1}{C_3} \right) (V_{11} - V_{12}) + \left( \frac{C_2}{C_3} \right) (V_{13} - V_{14})$$

$$V_o = \left( \frac{C_1}{C_3} \right) (V_{11} - V_{12}) + \left( \frac{C_2}{C_3} \right) (V_{13} - V_{14}) + V_{os}$$


## Differential T/H Combined with Gain Stage



Employs the previously discussed technique to eliminate the problem associated with high common-mode voltage excursion at the input of the opamp


Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22, NO. 6, DECEMBER 1987

## Differential T/H Combined with Gain Stage $\phi_1 \rightarrow$ High



Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22, NO. 6, DECEMBER 1987


## Differential T/H Combined with Gain Stage



- $Gain = 4C/C = 4$
- Input voltage common-mode level removed  $\rightarrow$  opamp can have low input common-mode compliance
- Amplifier offset NOT removed

Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22, NO. 6, DECEMBER 1987

## Differential T/H Including Offset Cancellation





- Operation during offset cancellation phase shown
- Auxiliary inputs added with  $A_{main}/A_{aux.} = 10$
- During offset cancellation phase:
  - Aux. amp configured in unity-gain mode:  $V_{out} = V_{os}^{main} \rightarrow$  offset stored on  $C_{AZ}$  & canceled

Ref: H. Ohara, et al., "A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral," IEEE Journal of Solid-State Circuits, vol. 22, pp. 930 - 938, December 1987.





## Track & Hold Aperture Time Error




Transition from track to hold:  
Occurs when device turns fully off

$$\rightarrow V_{CLK} = V_{in} + V_{TH}$$

Sharp fall-time wrt signal change  
 $\rightarrow$  no aperture error

## Track & Hold Aperture Time Error



Slow falling clock  $\rightarrow$  aperture error

$$V_{in} = A \sin(2\pi f_{in} t)$$

$$\epsilon = f_{in} \times A \times t_{fall} / V_{CLK}$$

$SDR = -20 \log \epsilon - 4$  [dB] (imperial see Ref.)

Example:

Nyquist rate 10-bit ADC &  $A = V_{CLK}/4$

$$\rightarrow SQNR = 62 \text{ dB}$$

for distortion due to aperture error  
< quant noise

$$\rightarrow t_{fall} < 2 \times 10^{-3} / f_{in}$$

$$\rightarrow \text{Worst case: } f_{in} = f_s / 2$$

$$\rightarrow t_{fall} < 4 \times 10^{-3} / f_s$$

$$\rightarrow \text{e.g. } f_s = 100 \text{ MHz, } t_{fall} < 40 \text{ psec}$$

Ref: P. J. Lim and B. A. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," *IEEE Journal of Solid-State Circuits*, vol. 26, pp. 643 - 651, April 1991.

## Track & Hold Aperture Time Error

- Aperture error analysis applies to simple sampling network
  - Bottom plate sampling → minimizes aperture error
  - Boosted clock → reduces aperture error
- Clock edge fall/rise trade-off between switch charge injection versus aperture error

Ref: P. J. Lim and B. A. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," *IEEE Journal of Solid-State Circuits*, vol. 26, pp. 643 - 651, April 1991.