

EE247

Lecture 11


- Data converters
 - Areas of application
 - Data converter transfer characteristics
 - Sampling, aliasing, reconstruction
 - Amplitude quantization
 - Static converter error sources
 - Offset
 - Full-scale error
 - Differential non-linearity (DNL)
 - Integral non-linearity (INL)

Material Covered in EE247

Where are We?


- ✓ Filters
 - Continuous-time filters
 - Biquads & ladder type filters
 - Opamp-RC, Opamp-MOSFET-C, gm-C filters
 - Automatic frequency tuning
 - Switched capacitor (SC) filters
- Data Converters
 - D/A converter architectures
 - A/D converter
 - Nyquist rate ADC- Flash, Pipeline ADCs,....
 - Oversampled converters
 - Self-calibration techniques
- Systems utilizing analog/digital interfaces

Converter Applications




Data Converter Basics

- DSPs benefited from device scaling
- However, real world signals are still analog:
 - Continuous time
 - Continuous amplitude
- DSP can only process:
 - Discrete time
 - Discrete amplitude
 → Need for data conversion from analog to digital and digital to analog



A/D & D/A Conversion



Data Converters

- Stand alone data converters
 - Used in variety of systems
 - Example: Analog Devices AD9235 12bit/ 65Ms/s ADC- Applications:
 - Ultrasound equipment
 - IF sampling in wireless receivers
 - Various hand-held measurement equipment
 - Low cost digital oscilloscopes

Data Converters

- Embedded data converters
 - Integration of data conversion interfaces along with DSPs and/or RF circuits → Cost, reliability, and performance
 - Main issues
 - Feasibility of integrating sensitive analog functions in a technology typically optimized for digital performance
 - Down scaling of supply voltage as a result of downscaling of feature sizes
 - Interference & spurious signal pick-up from on-chip digital circuitry and/or high frequency RF circuits
 - Portable applications dictate low power consumption

Embedded Converters Example: Typical Cell Phone



Contains in integrated form:

- 4 Rx filters
 - 4 Tx filters
 - 4 Rx ADCs
 - 4 Tx DACs
 - 3 Auxiliary ADCs
 - 8 Auxiliary DACs
- } Dual Standard, I/Q
- } Audio, Tx/Rx power control, Battery charge control, display, ...


Total: Filters → 8

ADCs → 7

DACs → 12

D/A Converter Transfer Characteristics

- An ideal digital-to-analog converter:
 - Accepts digital inputs b_1 - b_n
 - Produces either an analog output voltage or current
 - Assumption (will be revisited)
 - Uniform, binary digital encoding
 - Unipolar output ranging from 0 to V_{FS}



Nomenclature:

$N = \# \text{ of bits}$

$V_{FS} = \text{full scale output}$

$\Delta = \text{min. step size} \rightarrow \text{LSB}$

$$\Delta = \frac{V_{FS}}{2^N}$$

or $N = \log_2 \frac{V_{FS}}{\Delta} \rightarrow \text{resolution}$


D/A Converter Transfer Characteristics

$N = \# \text{ of bits}$

$V_{FS} = \text{full scale output}$

$\Delta = \text{min. step size} \rightarrow \text{LSB}$

$$\Delta = \frac{V_{FS}}{2^N}$$



$$V_o = V_{FS} \sum_{i=1}^N \frac{b_i}{2^i}$$

$$= \Delta \times \sum_{i=1}^N b_i \times 2^{N-i}, \quad b_i = 0 \text{ or } 1$$

binary-weighted

Note: $D(b_i = 1, \text{all } i)$

$$\rightarrow V_o^{\max} = V_{FS} - \Delta$$

$$\rightarrow V_o^{\max} = V_{FS} \left(1 - \frac{1}{2^N} \right)$$

D/A Converter

Exampe: D/A with 3-bit Resolution

Example: for $N=3$ and $V_{FS}=0.8V$

input code $\rightarrow 101$

Find the output value V_o


$$V_o = \Delta (b_1 \times 2^2 + b_2 \times 2^1 + b_3 \times 2^0)$$

Then: $\Delta = V_{FS} / 2^3 = 0.1V$

$$\rightarrow V_o = 0.1V (1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0) =$$


$$\rightarrow V_o = 0.5V$$

Note: $MSB \rightarrow V_{FS} / 2$ & $LSB \rightarrow V_{FS} / 2^N$




Ideal 3-Bit D/A Transfer Characteristic

- Ideal DAC introduces no error!
- One-to-one mapping from input to output



A/D Converter Transfer Characteristics

- An ideal analog-to-digital converter:
 - Accepts analog input in the form of either voltage or current
 - Produces digital output either in serial or parallel form
 - Assumption (will be revisited)
 - Unipolar input ranging from 0 to V_{FS}
 - Uniform, binary digital encoding



$N = \# \text{ of bits}$

$V_{FS} = \text{full scale output}$


$\Delta = \text{min. resolvable input} \rightarrow \text{ILSB}$

$$\Delta = \frac{V_{FS}}{2^N}$$

or $N = \log_2 \frac{V_{FS}}{\Delta} \rightarrow \text{resolution}$

Ideal A/D Transfer Characteristic Example: 3Bit A/D Converter

- Ideal ADC introduces error with max peak-to-peak:
 - $\rightarrow (+-1/2 \Delta)$
 - $\Delta = V_{FS} / 2^N$
 - $N = \# \text{ of bits}$
- This error is called "quantization error"



Non-Linear Data Converters


- So far data converter characteristics studied are with uniform, binary digital encoding
- For some applications to maximize dynamic range non-linear coding is used e.g. Voice-band telephony,
 - Small signals \rightarrow larger # of codes
 - Large signals \rightarrow smaller # of codes

Example: Non-Linear A/D Converter For Voice-Band Telephony Applications

Non-linear ADC and DAC used in voice-band CODECs

- To maximize dynamic range without need for large # of bits
- Non-linear Coding scheme called A-law & μ -law is used
- Also called companding

Ref: P. R. Gray, et al. "Companded pulse-code modulation voice codec using monolithic weighted capacitor arrays," *IEEE Journal of Solid-State Circuits*, vol. 10, pp. 497 - 499, December 1975.




Data Converter Performance Metrics

- Data Converters are typically characterized by static, time-domain, & frequency domain performance metrics :
 - Static
 - Offset
 - Full-scale error
 - Differential nonlinearity (DNL)
 - Integral nonlinearity (INL)
 - Monotonicity
 - Dynamic
 - Delay, settling time
 - Aperture uncertainty
 - Distortion- harmonic content
 - Signal-to-noise ratio (SNR), Signal-to-(noise+distortion) ratio (SNDR)
 - Idle channel noise
 - Dynamic range & spurious-free dynamic range (SFDR)

Typical Sampling Process


C.T. \Rightarrow S.D. \Rightarrow D.T.



Discrete Time Signals

- A sequence of numbers (or vector) with discrete index time instants
- Intermediate signal values not defined (not the same as equal to zero!)
- Mathematically convenient, non-physical
- We will use the term "*sampled data*" for related signals that occur in real, physical interface circuits

Uniform Sampling



- Samples spaced T seconds in time
- Sampling Period $T \Leftrightarrow$ Sampling Frequency $f_s = 1/T$
- Problem: Multiple continuous time signals can yield exactly the same discrete time signal (aliasing)

Data Converters


- ADC/DACs need to *sample/reconstruct* to convert from continuous-time to discrete-time signals and back
- Purely mathematical discrete-time signals are different from "sampled-data signals" that carry information in actual circuits
- Question: How do we ensure that sampling/reconstruction fully preserve information?

Aliasing


- The frequencies f_x and $nf_s \pm f_x$, n integer, are indistinguishable in the discrete time domain
- Undesired frequency interaction and translation due to sampling is called aliasing
- If aliasing occurs, no signal processing operation downstream of the sampling process can recover the original continuous time signal!

Frequency Domain Interpretation

Signal scenario
before sampling




Signal scenario
after sampling \rightarrow DT




\rightarrow Signals @ $nf_s \pm f_{max_signal}$ fold back into band of interest \rightarrow Aliasing

Brick Wall Anti-Aliasing Filter



Sampling at Nyquist rate ($f_s = 2f_{signal}$) \rightarrow required brick-wall anti-aliasing filters

Practical Anti-Aliasing Filter




- Practical filter: Nonzero "transition band"
- In order to make this work, we need to sample faster than 2x the signal bandwidth
- "Oversampling"

Data Converter Classification

- $f_s > 2f_{max}$ Nyquist Sampling
 - "Nyquist Converters"
 - Actually always slightly oversampled (e.g. CODEC $f_{sig}^{max} = 3.4kHz$ & ADC sampling $8kHz \rightarrow f_s/f_{max} = 2.35$)
 - Requires anti-aliasing filtering prior to A-to-D conversion
- $f_s \gg 2f_{max}$ Oversampling
 - "Oversampled Converters"
 - Anti-alias filtering is often trivial
 - Oversampling is also used to reduce quantization noise, see later in the course...
- $f_s < 2f_{max}$ Undersampling (sub-sampling)

Sub-Sampling




- Sub-sampling \rightarrow sampling at a rate less than Nyquist rate \rightarrow aliasing
- For signals centered @ an intermediate frequency \rightarrow Not destructive!
- Sub-sampling can be exploited to mix a narrowband RF or IF signal down to lower frequencies

Nyquist Data Converter Topics


- Basic operation of data converters
 - Uniform sampling and reconstruction
 - Uniform amplitude quantization
- Characterization and testing
- Common ADC/DAC architectures
- Selected topics in converter design
 - Practical implementations
 - Compensation & calibration for analog circuit non-idealities
- Figures of merit and performance trends

Where Are We Now?

- We now know how to preserve signal information in CT→DT transition
- How do we go back from DT→CT?



Ideal Reconstruction




- The DSP books tell us:

$$x(t) = \sum_{k=-\infty}^{\infty} x(k) \cdot g(t - kT) \quad g(t) = \frac{\sin(2\pi Bt)}{2\pi Bt}$$


- Unfortunately not all that practical...

Zero-Order Hold Reconstruction




- How about just creating a staircase, i.e. hold each discrete time value until new information becomes available?
- What does this do to the frequency content of the signal?
- Let's analyze this in two steps...

DT → CT: Infinite Zero Padding




Next step: pass the samples through a sample & hold stage (ZOH)


Hold Pulse $T_p = T_s$ Transfer Function



ZOH Spectral Shaping



Smoothing Filter




- Order of the filter required is a function of oversampling ratio
- High oversampling helps reduce filter order requirement

Summary

- Sampling theorem $f_s > 2f_{max}$, usually dictates anti-aliasing filter
- If theorem is met, CT signal can be recovered from DT without loss of information
- ZOH and smoothing filter reconstruct CT signal from DT vector
- Oversampling helps reduce order & complexity of anti-aliasing & smoothing filters


Next Topic

- Done with "Quantization in time"
- Next: Quantization in amplitude




Ideal ADC ("Quantizer")

- Accepts & analog input & generates it's digital representation
- Quantization step:
 $\Delta (= 1 \text{ LSB})$
- Full-scale input range:
 $-0.5\Delta \dots (2^N - 0.5)\Delta$
- E.g. $N = 3$ Bits
 $\rightarrow V_{FS} = -0.5\Delta$ to 7.5Δ





Quantization Error

- Quantization error → Difference between analog input and digital output of the ADC converted to analog via an ideal DAC
- Called:
 - ❑ Quantization error
 - ❑ Residue
 - ❑ Quantization noise



Quantization Error

- For an ideal ADC:
 - Quantization error is bounded by $-\Delta/2 \dots +\Delta/2$ for inputs within full-scale range



ADC Dynamic Range

- Assuming quantization noise is much larger compared to circuit generated noise:

$$D.R._{Maximum} = 10 \log \frac{\text{Full Scale Signal Power}}{\text{Quantization Noise Power}}$$


- Crude assumption: Same peak/rms ratio for signal and quantization noise!

$$\begin{aligned} D.R._{Maximum} &= 20 \log \frac{\text{Peak Full Scale}}{\text{Peak Quantization Noise}} \\ &= 20 \log \frac{V_{FS}}{\Delta} = 20 \log 2^N = 6.02 \times N \text{ [dB]} \end{aligned}$$

Question: What is the quantization noise power?

Quantization Error

Assume V_{in} is a slow ramp signal with amplitude equal to ADC full-scale



Note: Ideal ADC quantization error waveform \rightarrow periodic and also ramp

Quantization Error Derivation


Need to find the *rms* value for quantization error waveform:

$$\overline{\varepsilon_{eq}^2} = \frac{1}{T} \int_{-T/2}^{+T/2} (k \times t)^2 dt = \frac{\Delta}{k} \int_{-\Delta/2k}^{+\Delta/2k} (k \times t)^2 dt$$

$$= \frac{\Delta \times k^2}{k} \int_{-\Delta/2k}^{+\Delta/2k} t^2 dt$$

$$\rightarrow \overline{\varepsilon_{eq}^2} = \frac{\Delta^2}{12} \rightarrow \text{Independent of } k$$

$$\rightarrow \overline{\varepsilon_{eq}} = \frac{\Delta}{\sqrt{12}}$$



In general above equation applies if:

- Input signal much larger than 1LSB
- Input signal busy
- No signal clipping

Quantization Error PDF


- Probability density function (PDF) Uniformly distributed from $-\Delta/2 \dots +\Delta/2$ provided that:

- Busy input
- Amplitude is many LSBs
- No overload

- Not Gaussian!

- Zero mean
- Variance

$$\overline{e^2} = \int_{-\Delta/2}^{+\Delta/2} \frac{e^2}{\Delta} de = \frac{\Delta^2}{12}$$



Ref: W. R. Bennett, "Spectra of quantized signals," Bell Syst. Tech. J., vol. 27, pp. 446-72, July 1988.

B. Widrow, "A study of rough amplitude quantization by means of Nyquist sampling theory," IRE Trans. Circuit Theory, vol. CT-3, pp. 266-76, 1956.

Signal-to-Quantization Noise Ratio

- If certain conditions the quantization error can be viewed as being "random", and is often referred to as "noise"
- In this case, we can define a peak "signal-to-quantization noise ratio", SQNR, for sinusoidal inputs:


$$SQNR = \frac{I \left(\frac{2^N \Delta}{2} \right)^2}{\frac{\Delta^2}{12}} = 1.5 \times 2^{2N}$$

e.g. N	<u>SQNR</u>
8	50 dB
12	74 dB
16	98 dB
20	122 dB


$$= 6.02N + 1.76 \text{ dB} \quad \textit{Accurate for } N > 3$$

- Real converters do not quite achieve this performance due to other sources of error:
 - Electronic noise
 - Deviations from the ideal quantization levels


ADC SNR Measurement



Static Ideal Macro Models



Cascade of Data Converters




Static Converter Errors

Deviation of converter characteristics from ideal:


- Offset
- Full-scale error
- Differential nonlinearity → DNL
- Integral nonlinearity → INL

Offset Error



Ref: "Understanding Data Converters," Texas Instruments Application Report SLAA013, Mixed-Signal Products, 1995.


Full-Scale Error



Offset and Full-Scale Error

Note:

→ For further measurements (DNL, INL) connecting the endpoints & deriving ideal codes based on the non-ideal endpoints eliminates offset and full-scale error




Offset and Full-Scale Errors

- Alternative specification in % Full-Scale = $100\% * (\# \text{ of LSB value}) / 2^N$
- Gain error can be extracted from offset & full-scale error
- Non-trivial to build a converter with extremely good full-scale/offset specs
- Typically full-scale/offset error is most easily compensated by the digital pre/post-processor
- More critical: Linearity measures \rightarrow DNL, INL

ADC Differential Nonlinearity

DNL = deviation
of code width from
 Δ (1LSB)

1. Endpoints connected
2. Ideal characteristics derived eliminating offset & full-scale error
3. DNL measured



ADC Differential Nonlinearity

- Ideal ADC transitions point equally spaced by 1LSB
- For DNL measurement, offset and full-scale error is eliminated
- DNL [k] (a vector) measures the deviation of each code from its ideal width
- Typically, the vector for the entire code is reported
- If only one DNL # is reported that would be the worst case

Example Offset, Full-Scale Error, Gain, & DNL

A 3bit ADC is designed to have an ideal:
 $LSB=0.1V \rightarrow V_{FS}=0.8V$

The measured transitions levels for the end product is shown in the table, compute offset, full-scale, gain error, & DNL

- 1- Offset: $(\text{real transition}-\text{ideal})=-0.03V$,
in LSB $\rightarrow -0.03/0.1 = -0.3LSB$
- 2- Full-scale error (real last transition-ideal)
 $= 0.68-0.65=0.03V$
in LSB $\rightarrow 0.03/0.1 = +0.3LSB$
- 3- LSB after correcting for offset & full-scale error:
 $LSB = (\text{Last transition}-\text{first transition})/(2^N-2)$
 $LSB = (0.68-0.02)/6 = 0.11V$

Transition #	Ideal transition point [V]	Real transition point [V]
1	0.05	0.02
2	0.15	0.15
3	0.25	0.2
4	0.35	0.37
5	0.45	0.42
6	0.55	0.5
7	0.65	0.68

ADC Differential Nonlinearity Example


$V_{FS} = 2^N \times 0.11V = 0.88V$
 4-Gain relative to ideal
 Gain = $0.8/0.88 = 0.9$

Find all code widths
 $Width[k] = Transition[k+1] - Transition[k]$
 -Divide code width by LSB $\rightarrow W[k]$

5- Find DNL:
 $DNL[k] = W[k] - LSB$



Code #	Code Width [V]	Width [LSB]	DNL [LSB]
0	-		-
1	0.13	1.18	0.18
2	0.05	0.45	-0.55
3	0.17	1.55	0.55
4	0.05	0.45	-0.55
5	0.08	0.73	-0.27
6	0.18	1.64	0.64
7	-		-

ADC Differential Nonlinearity Example



Code #	DNL [LSB]
0	-
1	0.18
2	-0.55
3	0.55
4	-0.55
5	-0.27
6	0.64
7	-

ADC Differential Nonlinearity Examples



ADC DNL

- DNL=-1 implies missing code
- For an ADC DNL < -1 not possible \rightarrow undefined
- Can show:

$$\sum_{all\ i} DNL[i] = 0$$

- For a DAC possible to have DNL < -1