





# EE247



## Lecture 10

- Switched-capacitor filters (continued)
  - Switched-capacitor integrators
    - DDI & LDI integrators
      - Effect of parasitic capacitance
      - Bottom-plate integrator topology
  - Switched-capacitor resonators
  - Bandpass filters
  - Lowpass filters
  - Switched-capacitor filter design considerations
    - Termination implementation
    - Transmission zero implementation
    - Limitations imposed by non-idealities


## Switched-Capacitor Integrator



## Switched-Capacitor Integrator Output Sampled on $\phi_1$



## Switched-Capacitor Integrator




$$\Phi_1 \rightarrow Q_s[(n-1)T_s] = C_s V_i[(n-1)T_s], \quad Q_i[(n-1)T_s] = Q_i[(n-3/2)T_s]$$

$$\Phi_2 \rightarrow Q_s[(n-1/2)T_s] = 0, \quad Q_i[(n-1/2)T_s] = Q_i[(n-1)T_s] + Q_s[(n-1)T_s]$$

$$\Phi_1 \rightarrow Q_s[nT_s] = C_s V_i[nT_s], \quad Q_i[nT_s] = Q_i[(n-1)T_s] + Q_s[(n-1)T_s]$$

$$\text{Since } V_{oi} = -Q_i/C_f \text{ \& } V_i = Q_s/C_s \rightarrow C_f V_{oi}(nT_s) = C_f V_{oi}[(n-1)T_s] - C_s V_i[(n-1)T_s]$$

## Switched-Capacitor Integrator Output Sampled on $\phi_1$



$$C_I V_o(nT_s) = C_I V_o[(n-1)T_s] - C_s V_{in}[(n-1)T_s]$$


$$V_o(nT_s) = V_o[(n-1)T_s] - \frac{C_s}{C_I} V_{in}[(n-1)T_s]$$

$$V_o(Z) = Z^{-1}V_o(Z) - Z^{-1}\frac{C_s}{C_I}V_{in}(Z)$$

$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}}$$

DDI (Direct-Transform Discrete Integrator)


## Switched-Capacitor Direct-Transform Discrete Integrator



$$\frac{V_o}{V_{in}}(z) = -\frac{C_s}{C_I} \times \frac{z^{-1}}{1-z^{-1}}$$

$$= -\frac{C_s}{C_I} \times \frac{1}{z-1}$$


## DDI Switched-Capacitor Integrator



$$\begin{aligned} \frac{V_o(z)}{V_{in}} &= -\frac{C_s}{C_I} \times \frac{z^{-1}}{1-z^{-1}}, \quad z = e^{j\omega T} \\ &= \frac{C_s}{C_I} \times \frac{1}{1-e^{-j\omega T}} = \frac{C_s}{C_I} \times \frac{e^{-j\omega T/2}}{e^{-j\omega T/2} - e^{j\omega T/2}} \quad \text{since: } \sin \alpha = \frac{e^{j\alpha} - e^{-j\alpha}}{2j} \\ &= -j \frac{C_s}{C_I} \times e^{-j\omega T/2} \times \frac{1}{2 \sin(\omega T/2)} \\ &= -\frac{C_s}{C_I} \frac{1}{j\omega T} \times \frac{\omega T/2}{\sin(\omega T/2)} \times e^{-j\omega T/2} \end{aligned}$$

Ideal Integrator
Magnitude Error
Phase Error

## DDI Switched-Capacitor Integrator



Example: Mag. & phase error for:

$$1-f/f_s = 1/12 \rightarrow \text{Mag. error} = 1\% \text{ or } 0.1\text{dB}$$

$$\text{Phase error} = 15 \text{ degree}$$

$$Q_{\text{img}} = -3.8$$

$$2-f/f_s = 1/32 \rightarrow \text{Mag. error} = 0.16\% \text{ or } 0.014\text{dB}$$


$$\text{Phase error} = 5.6 \text{ degree}$$

$$Q_{\text{img}} = -10.2$$


DDI Integrator:

→ magnitude error no problem  
phase error major problem


### 5<sup>th</sup> Order Low-Pass Switched Capacitor Filter Built with DDI Integrators



### Switched Capacitor Filter Built with DDI Integrator




## Switched-Capacitor Integrator Output Sampled on $\phi_2$




**Sample output  $\frac{1}{2}$  clock cycle earlier  
→ Sample output on  $\phi_2$**

## Switched-Capacitor Integrator Output Sampled on $\phi_2$



$$\begin{aligned}
 \Phi_1 \rightarrow Q_s[(n-1)T_s] &= C_s V_i[(n-1)T_s], & Q_I[(n-1)T_s] &= Q_I[(n-3/2)T_s] \\
 \Phi_2 \rightarrow Q_s[(n-1/2)T_s] &= 0, & Q_I[(n-1/2)T_s] &= Q_I[(n-3/2)T_s] + Q_s[(n-1)T_s] \\
 \Phi_{1\_} \rightarrow Q_s[nT_s] &= C_s V_i[nT_s], & Q_I[nT_s] &= Q_I[(n-1)T_s] + Q_s[(n-1)T_s] \\
 \Phi_2 \rightarrow Q_s[(n+1/2)T_s] &= 0, & Q_I[(n+1/2)T_s] &= Q_I[(n-1/2)T_s] + Q_s[nT_s]
 \end{aligned}$$

## Switched-Capacitor Integrator Output Sampled on $\phi_2$



$$Q_1[(n+1/2)T_s] = Q_1[(n-1/2)T_s] + Q_s[nT_s]$$

$$V_{o2} = -Q_1/C_1 \text{ \& } V_i = Q_s/C_s \rightarrow C_1 V_{o2}[(n+1/2)T_s] = C_1 V_{o2}[(n-1/2)T_s] - C_s V_i[nT_s]$$

Using the z operator rules:

$$\rightarrow C_1 V_{o2} z^{1/2} = C_1 V_{o2} z^{-1/2} - C_s V_i$$

$$\frac{V_{o2}(z)}{V_{in}} = -\frac{C_s}{C_1} \times \frac{z^{-1/2}}{1-z^{-1}}$$

## LDI Switched-Capacitor Integrator

**LDI (Lossless Discrete Integrator) → same as DDI but output is sampled  $\frac{1}{2}$  clock cycle earlier**

LDI

$$\frac{V_{o2}(z)}{V_{in}} = -\frac{C_s}{C_1} \times \frac{z^{-1/2}}{1-z^{-1}}, \quad z = e^{j\omega T}$$


$$= -\frac{C_s}{C_1} \times \frac{e^{-j\omega T/2}}{1-e^{-j\omega T}} = \frac{C_s}{C_1} \times \frac{1}{e^{-j\omega T/2} - e^{+j\omega T/2}}$$

$$= -j \frac{C_s}{C_1} \times \frac{1}{2 \sin(\omega T/2)}$$

$$= -\frac{C_s}{C_1} \frac{1}{j\omega T} \times \frac{\omega T/2}{\sin(\omega T/2)}$$


Ideal Integrator

Magnitude Error




No Phase Error!  
For signals at frequencies  $\ll$  sampling freq.  
→ Magnitude error negligible

## Switched-Capacitor Filter Built with LDI Integrators



## Switched-Capacitor Integrator Parasitic Capacitor Sensitivity



### Effect of parasitic capacitors:

- 1-  $C_{p1}$  - driven by opamp o.k.
- 2-  $C_{p2}$  - at opamp virtual gnd o.k.
- 3-  $C_{p3}$  - Charges to  $V_{in}$  & discharges into  $C_I$

→ **Problem parasitic capacitor sensitivity**




## Parasitic Insensitive Bottom-Plate Switched-Capacitor Integrator

Sensitive parasitic cap.  $\rightarrow C_{p1} \rightarrow$  rearrange circuit so that  $C_{p1}$  does not charge/discharge


$\phi 1=1 \rightarrow C_{p1}$  grounded

$\phi 2=1 \rightarrow C_{p1}$  at virtual ground



**Solution: Bottom plate capacitor integrator**

## Bottom Plate Switched-Capacitor Integrator





Note:

Different delay from  $V_{i+}$  &  $V_{i-}$  to either output  
 $\rightarrow$  Special attention needed for input/output connections to ensure LDI realization


Output/Input z-Transform		
	Vo1 on $\phi 1$	Vo2 on $\phi 2$
$V_{i+}$ on $\phi 1$	$\frac{C_S}{C_I} \frac{z^{-1}}{1-z^{-1}}$	$\frac{C_S}{C_I} \frac{z^{-1/2}}{1-z^{-1}}$
$V_{i-}$ on $\phi 2$	$-\frac{C_S}{C_I} \frac{z^{-1/2}}{1-z^{-1}}$	$-\frac{C_S}{C_I} \frac{1}{1-z^{-1}}$

## Bottom Plate Switched-Capacitor Integrator z-Transform Model



LDI


## LDI Switched-Capacitor Ladder Filter



Delay around integrator loop is  $(z^{-1/2} \cdot z^{+1/2} = 1) \rightarrow$  LDI function


## Switched-Capacitor LDI Resonator

Resonator  
Signal Flowgraph




$$\omega_1 = \frac{1}{R_{eq1} C_2} = f_s \times \frac{C_1}{C_2}$$

$$\omega_2 = \frac{1}{R_{eq3} C_4} = f_s \times \frac{C_3}{C_4}$$




## Fully Differential Switched-Capacitor Resonator

- Note: Two sets of S.C. bottom plate networks for each differential integrator




## Switched-Capacitor LDI Bandpass Filter Utilizing Continuous-Time Termination



$$\omega_0 = f_s \times \frac{C_3}{C_4} = f_s \times \frac{C_1}{C_2}$$

$$Q = \frac{C_2}{C_Q}$$




## Switched-Capacitor LDI Bandpass Filter Continuous-Time Termination

$$f_0 = \frac{1}{2\pi} f_s \times \frac{C_1}{C_2}$$


$$\Delta f = \frac{f_0}{Q}$$

$$= \frac{1}{2\pi} f_s \times \frac{C_1 C_Q}{C_2 C_4}$$

Both accurately  
determined by  
cap ratios & clock  
frequency




## Fifth Order All-Pole LDI Low-Pass Ladder Filter Complex Conjugate Terminations



•Complex conjugate terminations (alternate phase switching)


Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## Fifth-Order All-Pole Low-Pass Ladder Filter Termination Implementation



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## Sixth-Order Elliptic LDI Bandpass Filter



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## Effect of Opamp Nonidealities on Switched Capacitor Filter Behaviour


- Opamp finite gain
- Opamp finite bandwidth
- Finite slew rate of the opamp
- Non-linearity associated with opamp output/input characteristics

## Effect of Opamp Non-Idealities Finite DC Gain

$$H(s) \approx -f_s \frac{C_s}{C_I} \frac{1}{s + f_s \frac{C_s}{C_I} \times \frac{1}{a}}$$



$$H(s) \approx \frac{-\omega_0}{s + \omega_0 \times \frac{1}{a}}$$

$$\Rightarrow \boxed{Q_{intg} \approx a}$$



- Finite DC gain same effect in S.C. filters as for C.T. filters
- If DC gain not high enough  $\rightarrow$  lowering of overall Q & droop in passband

## Effect of Opamp Non-Idealities Finite Opamp Bandwidth




Assumption-

Opamp  $\rightarrow$  does not slew (will be revisited)

Opamp has only one pole only  $\rightarrow$  exponential settling

Ref: K.Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug 1981.

## Effect of Opamp Non-Idealities Finite Opamp Bandwidth




$$H_{actual}(Z) \approx H_{ideal}(Z) \left[ 1 - e^{-k} + e^{-k} \times \frac{C_I}{C_I + C_S} Z^{-1} \right]$$

$$\text{where } k = \pi \times \frac{C_I}{C_I + C_S} \times \frac{f_t}{f_s}$$

$f_t \rightarrow$  Opamp unity-gain-frequency ,  $f_s \rightarrow$  Clock frequency

Ref: K.Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug 1981.

## Effect of Opamp Finite Bandwidth on Filter Magnitude Response



Ref: K.Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug 1981.




## Effect of Opamp Finite Bandwidth on Filter Magnitude Response

Example:  
For 1dB magnitude  
response deviation:

1-  $f_c/f_s = 1/12$   
 $f_c/f_t \sim 0.04$   
 $\rightarrow f_t > 25f_c$

2-  $f_c/f_s = 1/32$   
 $f_c/f_t \sim 0.022$   
 $\rightarrow f_t > 45f_c$

3- Cont.-Time  
 $f_c/f_t \sim 1/700$   
 $\rightarrow f_t > 700f_c$




Ref: K.Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug 1981.

## Effect of Opamp Finite Bandwidth on Filter Critical Frequency

Critical frequency  
deviation due to  
finite opamp  
unity-gain-  
frequency

Example: 2<sup>nd</sup>  
order filter



Ref: K.Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug 1981.

## Effect of Opamp Finite Bandwidth on Filter Critical Frequency

Example:

For maximum critical frequency shift of <1%

$$1- f_c/f_s = 1/32$$

$$f_c/f_i \sim 0.028$$

$$\rightarrow f_i > 36f_c$$

$$2- f_c/f_s = 1/12$$


$$f_c/f_i \sim 0.046$$

$$\rightarrow f_i > 22f_c$$

$$3- \text{Active RC}$$

$$f_c/f_i \sim 0.008$$

$$\rightarrow f_i > 125f_c$$



Ref: K.Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822-829, Aug 1981.


## Opamp Bandwidth Requirements for Switched-Capacitor Filters Compared to Continuous-Time Filters

- Finite opamp bandwidth causes phase lag at the unity-gain frequency of the integrator for both type filters
  - Results in negative intg. Q & thus increases overall Q and gain @ results in peaking in the passband in the frequency range of interest
- For given filter requirements, opamp bandwidth requirements much less stringent for S.C. filters compared to cont. time filters
  - Lower power dissipation for S.C. filters (at low freq.s only due to other effects)
- Finite opamp bandwidth causes down shifting of critical frequencies in both type filters
  - Since cont. time filters are usually tuned → tuning accounts for frequency deviation
  - S.C. filters are untuned and thus frequency shift could cause problems specially for narrow-band filters

## Sources of Distortion in Switched-Capacitor Filters

- Opamp output/input transfer function non-linearity- similar to cont. time filters
- Capacitor non-linearity, similar to cont. time filters
- Distortion induced by finite slew rate of the opamp
- Distortion incurred by finite setting time of the opamp
- Distortion due to switch clock feed-through and charge injection



## What is Slewing?



### Assumption:

Integrator opamp is a simple class A transconductance type differential pair with fixed tail current,  $I_{ss} = \text{const.}$

## What is Slewng?




$|V_{Cs}| > V_{max} \rightarrow$  Output current constant  $I_o = I_{ss}/2$  or  $-I_{ss}/2$

$\rightarrow$  Constant current charging/discharging  $C_I$ :  $V_o$  ramps down/up  $\rightarrow$  **Slewng**


After  $V_{Cs}$  is discharged enough to have:

$|V_{Cs}| < V_{max} \rightarrow I_o = g_m V_{Cs} \rightarrow$  **Exponential or over-shoot settling**


## Distortion Induced by Opamp Finite Slew Rate




## Ideal Switched-Capacitor Output Waveform



## Slew Limited Switched-Capacitor Integrator Output Slewing & Settling



## Distortion Induced by Finite Slew Rate of the Opamp



Ref: K.L. Lee, "Low Distortion Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, Feb. 1986 (ERL Memorandum No. UCB/ERL M86/12).

## Distortion Induced by Opamp Finite Slew Rate


- Error due to exponential settling changes linearly with signal amplitude
- Error due to slew-limited settling changes non-linearly with signal amplitude (doubling signal amplitude X4 error)
  - For high-linearity need to have either high slew rate or non-slewing opamp

$$HD_k = \frac{V_o}{S_r T_s} \frac{8 \left( \sin \omega_b T_s / 2 \right)^2}{\pi k (k^2 - 4)}$$

$$\rightarrow HD_3 = \frac{V_o}{S_r T_s} \frac{8 \left( \sin \omega_b T_s / 2 \right)^2}{15\pi} \quad \text{for } f_o \ll f_s \rightarrow HD_3 \approx \frac{8\pi V_o f_o^2}{15 S_r f_s}$$

Ref: K.L. Lee, "Low Distortion Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, Feb. 1986 (ERL Memorandum No. UCB/ERL M86/12).

## Example: Slew Related Harmonic Distortion



Switched-capacitor filter with 4kHz bandwidth,  $f_s = 128\text{kHz}$ ,  $S_r = 1\text{V}/\mu\text{sec}$ ,  $V_o = 3\text{V}$

Ref: K.L. Lee, "Low Distortion Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, Feb. 1986 (ERL Memorandum No. UCB/ERL M86/12).


## Distortion Induced by Finite Slew Rate of the Opamp

- Note that for a high order switched capacitor filter → only the last stage slewing will affect the output linearity (as long as the previous stages settle to the required accuracy)
  - Can reduce slew limited linearity by using an amplifier with a higher slew rate *only* for the last stage
  - Can reduce slew limited linearity by using class A/B amplifiers
    - Even though the output/input characteristics is non-linear as long as the DC open-loop gain is high, the significantly higher slew rate compared to class A amplifiers helps improve slew rate induced distortion
- In cases where the output is sampled by another sampled data circuit (e.g. an ADC or a S/H) → no issue with the slewing of the output as long as the output settles to the required accuracy & is sampled at the right time

# Sources of Noise in Switched-Capacitor Filters

- Opamp Noise
  - Thermal noise
  - 1/f (flicker) noise
- Thermal noise associated with the switching process ( $kT/C$ )
  - Same as continuous-time filters
- Precaution regarding aliasing of noise required


## Switched-Capacitor Filter Application Example: Voice-Band Codec (Coder-Decoder) Chip




Ref: D. Senderowicz et. al, "A Family of Differential NMOS Analog Circuits for PCM Codec Filter Chip," *IEEE Journal of Solid-State Circuits*, Vol.-SC-17, No. 6, pp.1014-1023, Dec. 1982.




## CODEC Transmit Path Lowpass Filter Frequency Response



## CODEC Transmit Path Highpass Filter



## CODEC Transmit Path Filter Overall Frequency Response



Low Q bandpass ( $Q < 1$ ) filter shape  $\rightarrow$  Implemented with lowpass followed by highpass

## CODEC Transmit Path Clocking & Anti-Aliasing Scheme

First filter (1<sup>st</sup> order RC type) performs anti-aliasing for the next S.C. biquad

The 1<sup>st</sup> & 2<sup>nd</sup> stage filters form 3<sup>rd</sup> order elliptic LPF with corner frequency @ 32kHz  $\rightarrow$  Anti-aliasing for the next lowpass filter

The stages prior to the high-pass perform anti-aliasing for high-pass

Notice gradual lowering of clock frequency  $\rightarrow$  Ease of anti-aliasing


# SC Filter Summary

- ✓ Pole and zero frequencies proportional to
  - Sampling frequency  $f_s$
  - Capacitor ratios
  - High accuracy and stability in response
  - Long time constants realizable without requiring large value R
- ✓ Compatible with transconductance amplifiers
  - Reduced circuit complexity, power dissipation
- ✓ Amplifier bandwidth requirements less stringent compared to CT filters (low frequencies only)
- ⊗ Issue: Sampled-data filters → require anti-aliasing prefiltering

## Switched-Capacitor Filters versus Continuous-Time Filter Limitations

Considering overall effects of:

- Opamp finite slew rate
- Opamp finite unity-gain-bandwidth
- Opamp settling issues
- Clock feedthru
- Switch+ sampling cap. finite time-constant



→ Limited switched-capacitor filter performance frequency range

## Summary

### Filter Performance versus Filter Topology

	Max. Usable Bandwidth	SNDR	Freq. tolerance w/o tuning	Freq. tolerance + tuning
Opamp-RC	~10MHz	60-90dB	+30-50%	1-5%
Opamp-MOSFET-C	~ 5MHz	40-60dB	+30-50%	1-5%
Opamp-MOSFET-RC	~ 5MHz	50-90dB	+30-50%	1-5%
Gm-C	~ 100MHz	40-70dB	+40-60%	1-5%
Switched Capacitor	~ 10MHz	40-90dB	<<1%	–