



























































Subcircuit Performance		Our computed Over De	ion Footo
Operational Amplifier		minimum required	sign racto
DC gain	67 dB	DC Gain 48dB	x8
Unity-gain frequency	50 MHz	Unity-gain freq =2fs=25MHz	x2
Slew rate	350 V/µsec	Slew rate = 65V/usec	x5
Linear output range	6 V	Output range $1.7\Delta = 6.8V!$	X0 9
Sampling rate	12.8 MHz	ouputuige mid olott	210.9
Integrator			
Settling time constant	7.25 nsec	Settling time constant= 30nsec	x4
Comparator			
Offset	13 mV	Comparator offset 100mV	x7























Digital A	udio Application,	F _N =50kHz
	1	1
Reference	Brandt ,JSSC 4/91	Williams, JSSC 3/94
Architecture	2 nd order	(2+1) Order
Dynamic Range	98dB (16-bits)	104dB (17-bits)
Peak SNDR	94dB	98dB
Oversampling rate	256	128
Differential input	4Vppd	8Vppd
range	5V supply	5V supply
Power Dissipation	13.8mW	47.2mW
Active Area	0.39mm2	5.2mm2



	Summary
•	Oversampled ADCs decouple SQNR from circuit complexity and accuracy
•	If a 1-Bit DAC is used, the converter is inherently linear—independent of component matching
•	Typically, used for high resolution & low frequency applications – e.g. digital audio
•	2^{nd} order $\Sigma\!\Delta$ used extensively due to lower levels of limit cycle related spurious tones
•	ΣΔ modulators of order greater than 2: –Single-loop, single-quantizer modulators with multi-order filtering in the forward path –Cascaded (multi-stage) modulators
Re	fs: J. C. Candy and G. C. Ternes, "Oversampling Methods for A/D and D/A Conversion", <u>Oversampling Delta-Sigma Data Converters: Theory, Design, and Simulation</u> , 1992, pp. 1-25.
	S. R. Norsworthy, R. Schreier, and G. C. Temes, "Delta-Sigma Data Converters, Theory, Design, and Simulation," IEEE Press, 1997.
	EECS 247 Lecture 24: Oversampling Data Converters © 2004 H. K. Page 45