

EE247

Lecture 23


- Oversampled ADCs
 - 1-Bit quantization
 - Quantization error spectrum
 - SQNR analysis
 - Limit cycle oscillations
 - 2nd order $\Sigma\Delta$ modulator
 - Dynamic range
 - Practical implementation
 - Effect of various nonidealities on the $\Sigma\Delta$ performance

Oversampled ADCs

Last Lecture

- Why Oversampling?
 - Allows trading speed for resolution
 - Relaxed transition band requirements for analog anti-aliasing filters
 - Reduced baseband quantization noise power
 - Utilizes low cost, low power digital filtering
 - Issue of limit cycle oscillation (spurious inband tones)
- By simply increasing oversampling ratio: 2X increase in sampling ratio → 0.5-bit increase in resolution
- To achieve greater improvement in resolution:
 - Embed quantizer in a feedback loop
 - Predictive (delta modulation)
 - Noise shaping (sigma delta modulation)

Oversampling A/D Conversion




f_s = Sampling Rate

M = Oversampling Ratio


- Analog front-end → oversampled noise-shaping modulator
 - Converts original signal to a 1-bit digital output at the high rate of $(2MXf_{signal})$
- Digital back-end → digital filter
 - Removes out-of-band quantization noise
 - Provides anti-aliasing to allow re-sampling @ lower sampling rate

Oversampled ADC Predictive Coding



- Quantize the difference signal rather than the signal itself
- Smaller input to ADC → Buy dynamic range
- Only works if combined with oversampling
- 1-Bit digital output
- Digital filter computes “average” → n-Bit output

Oversampled ADC



Decimator:

- Digital (low-pass) filter
- Removes quantization error for $f > B$
- Provides most anti-alias filtering
- Narrow transition band, high-order
- 1-Bit input, N-Bit output (essentially computes "average")


Modulator

- Objectives:
 - Convert analog input to 1-Bit pulse density stream
 - Move quantization error to high frequencies $f \gg B$
 - Operates at high frequency $f_s \gg f_N$
 - $M = 8 \dots 256$ (typical) 1024
 - Better be "simple"

→ $\Sigma\Delta = \Delta\Sigma$ Modulator

Sigma- Delta Modulators

Analog 1-Bit $\Sigma\Delta$ modulators convert a continuous time analog input v_{IN} into a 1-Bit sequence d_{OUT}




EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 7

Sigma-Delta Modulators

- The loop filter H can be either a switched-capacitor or continuous time
- Switched-capacitor filters are “easier” to implement and scale with the clock rate
- Continuous time filters provide anti-aliasing protection
- Can be realized with passive LC’s at very high frequencies




EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 8


1st Order ΣΔ Modulator

In a 1st order modulator, simplest loop filter → an integrator




1st Order ΣΔ Modulator

Switched-capacitor implementation




1st Order $\Delta\Sigma$ Modulator




- Properties of the first-order modulator:
 - Analog input range is equal to the DAC reference
 - The average value of d_{OUT} must equal the average value of v_{IN}
 - +1's (or -1's) density in d_{OUT} is an inherently monotonic function of v_{IN}
→ linearity is not dependent on component matching
 - Alternative multi-bit DAC (and ADCs) solutions reduce the quantization error but loose this inherent monotonicity

1st Order $\Sigma\Delta$ Modulator




1st Order Modulator Signals



$\Sigma\Delta$ Modulator Characteristics

- Quantization noise and thermal noise (KT/C) distributed over $-fs/2$ to $+fs/2$
→ Total noise reduced by $1/M$
- Very high SQNR achievable (> 20 Bits!)
- Inherently linear for 1-Bit DAC
- Quantization error independent of component matching
- Limited to moderate to low speed

Output Spectrum




- Definitely not white!
- Skewed towards higher frequencies
- Tones
- dBWN (dB White Noise) scale sets the 0dB line at the noise per bin of a random -1, +1 sequence

sigma_delta_L1_sin.m

EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 15

Quantization Noise Analysis



- Sigma-Delta modulators are nonlinear systems with memory
→ very difficult to analyze directly
- Representing the quantizer as an additive noise source linearizes the system


EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 16

Signal Transfer Function

$$H(z) = \frac{z^{-1}}{1 + z^{-1}}$$


$$H(jw) = \frac{W_0}{jw}$$







Signal transfer function
→ low pass function:

$$H_{Sig}(jw) = \frac{1}{1 + jw/W_0}$$


$$H_{Sig}(z) = \frac{Y(z)}{X(z)} = \frac{H(z)}{1 + H(z)} = z^{-1} \Rightarrow \text{Delay}$$



Noise Transfer Function Qualitative Analysis



STF and NTF



Signal transfer function:

$$\text{STF} = \frac{Y(z)}{X(z)} = \frac{H(z)}{1+H(z)} = z^{-1} \Rightarrow \text{Delay}$$

Noise transfer function:

$$\text{NTF} = \frac{Y(z)}{E(z)} = \frac{1}{1+H(z)} = 1 - z^{-1} \Rightarrow \text{Differentiator}$$

Noise Transfer Function

$$\text{NTF} = \frac{Y(z)}{E(z)} = \frac{1}{1+H(z)} = 1 - z^{-1}$$

$$\text{NTF}(j\omega) = (1 - e^{-j\omega T}) = 2e^{-j\omega T/2} \left(\frac{e^{j\omega T/2} - e^{-j\omega T/2}}{2} \right)$$

$$= 2e^{-j\omega T/2} j \sin(\omega T/2)$$

$$= 2e^{-j\omega T/2} \times e^{-j\mathbf{p}/2} [\sin(\omega T/2)]$$

$$= [2 \sin(\omega T/2)] e^{-j(\omega T - \mathbf{p})/2}$$

where $T = 1/f_s$

Thus:


$$|NTF(f)| = 2 |\sin(\omega T/2)| = 2 |\sin(\mathbf{p} f / f_s)|$$

$$N_y(f) = |NTF(f)|^2 N_e(f)$$

First Order $\Sigma\Delta$ Modulator Noise Transfer Characteristics

$$N_y(f) = |NTF(f)|^2 N_e(f)$$


$$= 4 \left| \sin(\pi f / f_s) \right|^2$$



EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 21

First Order $\Sigma\Delta$ Modulator Simulated Noise Transfer Characteristic



EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 22

Quantizer Error

- For quantizers with many bits

$$\overline{e^2(kT)} = \frac{\Delta^2}{12}$$

- Let's use the same expression for the 1-Bit case
- **Only simulation can tell if the result is useful**

Experience: Often sufficiently accurate to be useful, with enough exceptions to be very careful

In-Band Quantization Noise

$$\begin{aligned}H(z) &= \frac{z^{-1}}{1-z^{-1}} \\NTF(z) &= 1-z^{-1} \\|NTF(f)|^2 &= 4|\sin(\pi f/f_s)|^2 \quad \text{for } M \gg 1 \\S_Y &= \int_{-B}^B S_Q(f) |NTF(z)|^2_{z=e^{j2\pi f}} df \\&\cong \int_{-\frac{f_s}{2M}}^{\frac{f_s}{2M}} \frac{1}{f_s} \frac{\Delta^2}{12} (2\sin(\pi f/f_s))^2 df \\&\approx \frac{\pi^2}{3} \frac{1}{M^3} \frac{\Delta^2}{12}\end{aligned}$$

Dynamic Range

$$DR = 10 \log \left[\frac{\text{peak signal power}}{\text{peak noise power}} \right] = 10 \log \left[\frac{\overline{S_X}}{\overline{S_Y}} \right]$$

$$\overline{S_X} = \frac{1}{2} \left(\frac{\Delta}{2} \right)^2 \quad \text{sinusoidal input, } STF = 1$$

$$\overline{S_Y} = \frac{p^2}{3} \frac{1}{M^3} \frac{\Delta^2}{12}$$

$$\frac{\overline{S_X}}{\overline{S_Y}} = \frac{9}{2p^2} M^3$$

$$DR = 10 \log \left[\frac{9}{2p^2} M^3 \right] = 10 \log \left[\frac{9}{2p^2} \right] + 30 \log M$$

$$DR = -3.4dB + +30 \log M$$


M	DR
16	33 dB
32	42 dB
1024	87 dB

2X increase in M \rightarrow 9dB (1.5-bit) increase in DR

Oversampling and Noise Shaping


- $\Sigma\Delta$ modulators have interesting characteristics
 - Unity gain for input signal V_{IN}
 - Large attenuation of quantization noise injected at quantizer input
 - Performance significantly better than 1-Bit noise performance possible for frequencies $\ll f_s$
- Oversampling ($M = f_s/f_N > 1$) improves SQNR considerably
 - 1st-Order $\Sigma\Delta$: DR increases 9dB for each doubling of M
 - SQNR independent of circuit complexity and accuracy
- Analysis assumes that the quantizer noise is “white”
 - Not true in practice, especially for low-order modulators
 - Practical modulators suffer from other noise sources also (e.g. thermal noise)

DC Input



- DC input $A = 1/11$
- Doesn't look like spectrum of DC at all
- Tones frequency shape the same as quantization noise
 - more prominent at higher frequencies
- → Quantization "noise" is periodic


Limit Cycle



DC input $1/11 \rightarrow$
Periodic sequence:


1	+1
2	+1
3	-1
4	+1
5	-1
6	+1
7	-1
8	+1
9	-1
10	+1
11	-1

Limit Cycle




- Problem: quantization noise is periodic
- Solution:
 - Dither: randomizes quantization noise
 - thermal noise → dither
 - Second order loop

1st Order $\Sigma\Delta$ Modulator




$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$

2nd Order ΣΔ Modulator



- Two integrators
- 1st integrator non-delaying
- Feedback from output to both integrators
- Tones less prominent compared to 1st order

2nd Order ΣΔ Modulator



$$Y_n = X_{n-1} + (E_n - 2E_{n-1} + E_{n-2})$$

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})^2 E(z)$$

2nd Order ΣΔ Modulator In-Band Quantization Noise

$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$

$$G = 1$$

$$NTF(z) = (1 - z^{-1})^2$$


$$\begin{aligned} |NTF(f)|^2 &= \\ &= 2^4 |\sin(\mathbf{p}f/f_s)|^4 \quad \text{for } M \gg 1 \end{aligned}$$

$$\begin{aligned} \overline{S_Y} &= \int_{-B}^B S_Q(f) |NTF(z)|^2_{z=e^{j\mathbf{p}fT}} df \\ &\equiv \int_{-f_{s/2M}}^{f_{s/2M}} \frac{1}{f_s} \frac{\Delta^2}{12} (2 \sin \mathbf{p} f T)^4 df \\ &\approx \frac{\mathbf{p}^4}{5} \frac{1}{M^5} \frac{\Delta^2}{12} \end{aligned}$$

EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 33

Quantization Noise 2nd Order ΣΔ Modulator



EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 34

2nd Order ΣΔ Modulator Dynamic Range

$$DR = 10 \log \left[\frac{\text{peak signal power}}{\text{peak noise power}} \right] = 10 \log \left[\frac{\overline{S_X}}{\overline{S_Y}} \right]$$

$$\overline{S_X} = \frac{1}{2} \left(\frac{\Delta}{2} \right)^2 \quad \text{sinusoidal input, } STF = 1$$

$$\overline{S_Y} = \frac{p^4}{5} \frac{1}{M^5} \frac{\Delta^2}{12}$$

$$\frac{\overline{S_X}}{\overline{S_Y}} = \frac{15}{2p^4} M^5$$

$$DR = 10 \log \left[\frac{15}{2p^4} M^5 \right] = 10 \log \left[\frac{15}{2p^4} \right] + 50 \log M$$

$$DR = -11.1dB + +50 \log M$$

M	DR
16	49 dB
32	64 dB
1024	139 dB

2X increase in M → 15dB (2.5-bit) increase in DR

2nd Order ΣΔ Modulator Example

- Digital audio application
 - Signal bandwidth 20kHz
 - Resolution 16-bit

16-bit → 98dB Dynamic Range

$$DR = -11.1dB + +50 \log M$$

$$M_{\min} = 153$$

M → 256 to allow some margin
 → Sampling rate $(2 \times 20\text{kHz} + 5\text{kHz})M = 12\text{MHz}$

Higher Order $\Sigma\Delta$ Modulator Dynamic Range

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})^L E(z) \quad , \quad L \rightarrow \Sigma\Delta \text{ order}$$

$$\overline{S_X} = \frac{1}{2} \left(\frac{\Delta}{2} \right)^2 \quad \text{sinusoidal input, } STF = 1$$

$$\overline{S_Y} = \frac{p^{2L}}{2L+1} \frac{1}{M^{2L+1}} \frac{\Delta^2}{12}$$


$$\frac{\overline{S_X}}{\overline{S_Y}} = \frac{3(2L+1)}{2p^{2L}} M^{2L+1}$$

$$DR = 10 \log \left[\frac{3(2L+1)}{2p^{2L}} M^{2L+1} \right]$$

$$DR = 10 \log \left[\frac{3(2L+1)}{2p^{2L}} \right] + (2L+1) \times 10 \times \log M$$

2X increase in M \Rightarrow (6L+3)dB or (L+0.5)-bit increase in DR


$\Sigma\Delta$ Modulator Dynamic Range As a Function of Modulator Order



- Stability issues for L>2

Tones in 1st Order & 2nd Order ΣΔ Modulator

- Higher oversampling ratio → lower tones
- 2nd order much lower tones compared to 1st
- 2X increase in M decreases the tones by 6dB for 1st order loop and 12dB for 2nd order loop




Ref:



B. P. Brandt, D. E. Wingard, and B. A. Wooley, "Second-order sigma-delta modulation for digital-audio signal acquisition," *IEEE Journal of Solid-State Circuits*, vol. 26, pp. 618 - 627, April 1991.

R. Gray, "Spectral analysis of quantization noise in a single-loop sigma-delta modulator with dc input," *IEEE Trans. Commun.*, vol. 37, pp. 588-599, June 1989.

2nd Order ΣΔ Modulator Switched-Capacitor Implementation





Switched-Capacitor Implementation 2nd Order $\Sigma\Delta$ Phase 1



- Sample inputs
- Compare output of 2nd integrator
- At the end of phase1 S3 opens prior to S1

Switched-Capacitor Implementation 2nd Order $\Sigma\Delta$ Phase 2




- Enable feedback
- Integrate
- Reset comparator
- At the end of phase2 S4 opens before S2

Practical Design Considerations for $\Sigma\Delta$ Implementation

- Internal nodes scaling & clipping
- Finite opamp gain & linearity
- Capacitor ratio errors
- KT/C noise
- Opamp noise
- Power dissipation considerations


Switched-Capacitor Implementation 2nd Order $\Sigma\Delta$ Nodes Scaled for Maximum Dynamic Range



- Modification (gain of $1/2$ in front of integrators) reduce & optimize required signal range at the integrator outputs $\sim 1.7x$ input full-scale (Δ)

Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.


2nd Order $\Sigma\Delta$ Modulator Switched-Capacitor Implementation



EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 45

2nd Order $\Sigma\Delta$ Effect of Integrator Maximum Signal Handling Capability on SNR




- Effect of 1st Integrator maximum signal handling capability on converter SNR
- Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

EECS 247 Lecture 23: Oversampling Data Converters

© 2004 H. K. Page 46

2nd Order $\Sigma\Delta$

Effect of Integrator Maximum Signal Handling Capability on SNR




- Effect of 2nd Integrator maximum signal handling capability on SNR

Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

2nd Order $\Sigma\Delta$

Effect of Integrator Finite DC Gain




$$H(z)_{ideal} = \frac{Cs}{CI} \times \frac{z^{-1}}{1 - z^{-1}}$$

$$H(z)_{Finite DC Gain} = \frac{Cs}{CI} \times \frac{\left(\frac{a}{1 + a + \frac{Cs}{CI}} \right) z^{-1}}{1 - \left(\frac{1 + a}{1 + a + \frac{Cs}{CI}} \right) z^{-1}}$$

2nd Order ΣΔ


Effect of Integrator Finite DC Gain



- Low integrator DC gain → degrades noise performance
- If $a > M$ (oversampling ratio) → Insignificant degradation in SNR
- Normally DC gain designed to be $>> M$ in order to suppress nonlinearities


2nd Order ΣΔ

Effect of Integrator Finite DC Gain




- Simulation results
 - $H_0 = a$ → finite DC gain
 - $a > M \rightarrow$ no degradation in SNR
- Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

2nd Order $\Sigma\Delta$ Effect of Integrator Overall Integrator Gain Inaccuracy



- Gain of $1/2$ in front of integrators is a function of C_1/C_2 of the integrator
- The effect of C_1/C_2 inaccuracy inspected by simulation


2nd Order $\Sigma\Delta$ Effect of Integrator Overall Gain Inaccuracy



- Simulation show gain can vary by 20% w/o loss in performance
→ Confirms insensitivity of $\Sigma\Delta$ to component variations
- Note that for gain > 0.65 system becomes unstable & SNR drops rapidly

Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

2nd Order $\Sigma\Delta$ Effect of Integrator Nonlinearities




with nonlinearity

$$\begin{aligned} v(kT + T) = & u(kT) + \alpha_1[u(kT)]^2 + \alpha_2[u(kT)]^3 + \dots \\ & + v(kT) + \beta_1[v(kT)]^2 + \beta_2[v(kT)]^3 + \dots \end{aligned}$$

Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.


2nd Order $\Sigma\Delta$ Effect of Integrator Nonlinearities



- Simulation for single-ended topology
- Even order nonlinearities can be significantly attenuated by using differential circuit topologies

Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.


2nd Order ΣΔ Effect of Integrator Nonlinearities



- Simulation for single-ended topology
- Odd order nonlinearities (3rd in this case)


Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

2nd Order ΣΔ Effect of KT/C noise



- For the example of digital audio with 16-bit (100dB) & M=256
 - $C_s = 1\text{pF} \rightarrow 6\mu\text{Vrms}$ noise
 - If $FS = 4V_{p-p-d}$ then noise is -107dB → almost no degradation in overall SNR
 - $C_s = 1\text{pF}$, $CI = 2\text{pF}$ → small cap area compared to Nyquist ADC caps
 - Since thermal noise provides some level of dithering → better not choose much larger capacitors!


2nd Order $\Sigma\Delta$ Effect of Finite Opamp Bandwidth



Assumption-


Opamp \rightarrow does not slew
Opamp has only one pole \rightarrow exponential settling

2nd Order $\Sigma\Delta$ Effect of Finite Opamp Bandwidth




$\rightarrow \Sigma\Delta$ does not require high opamp bandwidth $f_u \sim 2f_s$ adequate

2nd Order $\Sigma\Delta$ Effect of Slew Limited Settling




2nd Order $\Sigma\Delta$ Effect of Slew Limited Settling




Assumption-
 Opamp settling \rightarrow slew limited
 \rightarrow Minimum slew rate of 1.2 ($\Delta x f_s$) required
 \rightarrow Low slew rate degrades SNR rapidly

2nd Order $\Sigma\Delta$ Comparator Hysteresis



Assumption-
1-bit A/D \rightarrow Comparator has hysteresis
Comparator offset similar effect

2nd Order $\Sigma\Delta$ Comparator Hysteresis



\rightarrow Comparator hysteresis $< \Delta/40$ does not affect SNR
 \rightarrow E.g. $\Delta=1V$, comparator offset up to 25mV tolerable