

EE247

Lecture 16

D/A Converters


- D/A examples
 - Serial charge redistribution DAC
 - Practical aspects of current-switch DACs
 - Segmented current-switch DACs
- DAC self calibration techniques
 - Current copiers
 - Dynamic element matching

ADC Converters

- Sampling
 - Sampling switch induced distortion
 - Sampling switch charge injection

Serial Charge Redistribution DAC

- Nominally $C_1=C_2$
- Operation sequence:
 - Discharge C_1 & C_2 , S_3 & S_4 closed
 - For each bit in succession beginning with LSB, b_0 :
 - S_1 open- if $b_i=1$ C_1 precharge to V_{REF} if $b_i=0$ to GND
 - S_1 closed- S_2 & S_3 & S_4 open- Charge sharing C_1 & C_2
 - $\frac{1}{2}$ of precharge on C_1
 $+ \frac{1}{2}$ of charge previously stored on $C_2 \rightarrow C_2$




$$V_o(1) = \frac{b_N}{2} V_{REF}$$

$$V_o(2) = \frac{1}{2} \left(b_{N-1} + \frac{b_N}{2} \right) V_{REF}$$

$$V_o(N) = \left(\sum_{i=1}^N \frac{b_i}{2^i} \right) V_{REF}$$


Serial Charge Redistribution DAC Example: Input Code 101



- Example input code 101 → output $5/8 V_{REF}$
- Very small area
- N redistribution cycles for N-bits conversion


Resistor Ladder (MSB) & Binary Weighted Charge Redistribution(LSB) Segmented DAC

- Example: 12bit DAC
 - 6-bit MSB DAC → R string
 - 6-bit LSB DAC → binary weighted charge redistribution
- Complexity lower than full R string
 - Full R string → 4096 resistors
 - Segmented → 64 R + 7 Cs (65 unit caps)



Binary Weighted Charge Redistribution(MSB) & Resistor Ladder (LSB) Segmented DAC

- Homework 6:
- Compare sensitivity of these two segmented DACs to component mismatches




EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 5

Practical Aspects Current-Switched DACs

- Unit element DACs ensure monotonicity by turning on equal-weighted current sources in succession
- Typically current switching performed by differential pairs
- Based on the code only one of the diff. pair devices are on → device mismatch not an issue
- Issue: While binary weighted DAC can use the incoming binary digital code directly, unit element requires
→ N to $(2^N - 1)$ decoder

<u>Binary</u>	<u>Thermometer</u>
000	0000000
001	0000001
010	0000011
011	0000111
100	0001111
101	0011111
110	0111111
111	1111111




EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 6


Segmented Current-Switched DAC

- 4-bit MSB Unit element DAC + 4-bit binary weighted DAC
- Note: 4-bit MSB DAC requires extra 4-to-16 bit decoder
- Digital code for both DACs stored in a register




Segmented Current-Switched DAC Cont'd

- 4-bit MSB Unit element DAC + 4-bit binary weighted DAC
- Note: 4-bit MSB DAC requires extra 4-to-16 bit decoder
- Digital code for both DACs stored in a register




Segmented Current-Switched DAC Cont'd

- MSB Decoder
 - Domino logic
 - Example: D4,5,6,7=1
Out=1
- Register
 - Latched NAND gate:
 - CTRL=1 OUT=INB




Segmented Current-Switched DAC Reference Current Considerations

- I_{ref} is referenced to V_{DD}
 - Problem: Reference current varies with supply voltage



Segmented Current-Switched DAC Reference Current Considerations

- I_{ref} is referenced to $V_{ss} \rightarrow GND$




EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 11

Segmented Current-Switched DAC Considerations

- Example: 2-bit MSB Unit element DAC + 3-bit binary weighted DAC
- To ensure monotonicity at the MSB \rightarrow LSB transition: First OFF MSB current source is routed to LSB current generator



EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 12

A Self-Calibration Technique for Monolithic High-Resolution D/A Converters

D. WOUTER J. GROENEVELD, HANS J. SCHOUWENAARS, SENIOR MEMBER, IEEE,
HENK A. H. TERMEER, AND CORNELIS A. A. BASTIAANSEN







Fig. 2. Calibration principle. (a) Calibration. (b) Operation.

Current Source Replica Self-Calibration






Current Divider


$$I_d = \frac{I_{d1} + I_{d2}}{2}$$

$$\frac{dI_d}{I_d} = \frac{I_{d1} - I_{d2}}{I_d}$$

$$\frac{dI_d}{I_d} = \frac{2}{V_{GS} - V_{th}} \times \left[\left(\frac{dW/L}{W/L} \right) + dV_{th} \right]$$



Ideal Current Divider




Real Current Divider
M1 & M2 mismatched

→ Problem: Device mismatch could severely limit DAC accuracy

Dynamic Element Matching for High-Accuracy Monolithic D/A Converters

RUDY J. VAN DE PLASSCHE



(a)




Fig. 2. (a) New current divider schematic diagram. (b) Time dependence of various currents in the new divider.

Dynamic Element Matching

During Φ_1

$$I_1^{(1)} = \frac{1}{2} I_o (1 + \Delta_1)$$



$$I_2^{(1)} = \frac{1}{2} I_o (1 - \Delta_1)$$

$$\begin{aligned}\langle I_2 \rangle &= \frac{I_2^{(1)} + I_2^{(2)}}{2} \\ &= \frac{I_o (1 - \Delta_1) + (1 + \Delta_1)}{2} \\ &= \frac{I_o}{2}\end{aligned}$$

During Φ_2

$$I_1^{(2)} = \frac{1}{2} I_o (1 - \Delta_1)$$

$$I_2^{(2)} = \frac{1}{2} I_o (1 + \Delta_1)$$



(a)





Fig. 4. (a) Binary weighted current network using different switching frequencies. (b) Time dependence of currents flowing in the first and second divider stage.



(a)

$$\begin{aligned}I_1^* &= I_{ref}(1 + \Delta_1 \cdot \frac{A_1}{4}) \\ I_2^* &= \frac{I_{ref}}{2} [1 + \Delta_1 \Delta_2 + (\Delta_1 + \Delta_2) \cdot \frac{A_1}{4}] \\ I_{I_1} &= \frac{I_{ref}}{4} [\Delta_1 \Delta_2 \Delta_1 \Delta_2 + \Delta_2 \Delta_1 + (\Delta_1 - \Delta_2 + \Delta_1) \cdot \frac{A_1}{4}]\end{aligned}$$

(b) (a) Binary weighted current network with equal switching frequency. (b) Error analysis results.

Dynamic Element Matching

During Φ_1

$$I_1^{(1)} = \frac{1}{2} I_o (1 + \Delta_1)$$

$$I_2^{(1)} = \frac{1}{2} I_o (1 - \Delta_1)$$

$$I_3^{(1)} = \frac{1}{2} I_1^{(1)} (1 + \Delta_2)$$

$$= \frac{1}{4} I_o (1 + \Delta_1)(1 + \Delta_2)$$

$$\langle I_3 \rangle = \frac{I_3^{(1)} + I_3^{(2)}}{2}$$

$$= \frac{I_o (1 + \Delta_1)(1 + \Delta_2) + (1 - \Delta_1)(1 - \Delta_2)}{4}$$

$$= \frac{I_o}{4} (1 + \Delta_1 \Delta_2)$$

E.g. $\Delta_1 = \Delta_2 = 1\% \rightarrow$ matching error is $(1\%)^2 = 0.01\%$


During Φ_2

$$I_1^{(2)} = \frac{1}{2} I_o (1 - \Delta_1)$$

$$I_2^{(2)} = \frac{1}{2} I_o (1 + \Delta_1)$$

$$I_3^{(2)} = \frac{1}{2} I_1^{(2)} (1 - \Delta_2)$$

$$= \frac{1}{4} I_o (1 - \Delta_1)(1 - \Delta_2)$$




Summary D/A Converter

- D/A architecture
 - Unit element – complexity proportional to 2^B - excellent DNL
 - Binary weighted- complexity proportional to B - poor DNL
 - Segmented- unit element MSB + binary weighted LSB → complexity proportional $(2^{B_1-1}) + B_2$ – DNL compromise between the two
- Static performance
 - Component matching
- Dynamic performance
 - Glitches
- DAC improvement techniques
 - Symmetrical switching rather than sequential switching
 - Current source self calibration
 - Dynamic element matching

MOS Sampling Circuits


- How can we build circuits that "sample"

Re-Cap




Ideal Sampling

- In an ideal world, zero resistance sampling switches would close for the briefest instant to sample a continuous voltage v_{IN} onto the capacitor C
- Not realizable!




Ideal T/H Sampling




- V_{out} tracks input when switch is closed
- Grab exact value of V_{in} when switch opens
- "Track and Hold" (T/H)

Ideal T/H Sampling



Practical Sampling



- kT/C noise
- Finite R_{sw} \rightarrow limited bandwidth
- $R_{sw} = f(V_{in})$ \rightarrow distortion
- Switch charge injection
- Clock jitter

kT/C Noise

$$\frac{k_B T}{C} \leq \frac{\Delta^2}{12}$$


$$C \geq 12k_B T \left(\frac{2^B - 1}{V_{FS}} \right)^2$$

In high resolution ADCs kT/C noise usually dominates overall error (power dissipation considerations).

B	C _{min} (V _{FS} = 1V)
8	0.003 pF
12	0.8 pF
14	13 pF
16	206 pF
20	52,800 pF

Acquisition Bandwidth

- The resistance R of switch S1 turns the sampling network into a lowpass filter with risetime = $RC = t$
- Assuming V_{in} is constant during the sampling period and C is initially discharged



$$v_{out}(t) = v_{in} \left(1 - e^{-t/t}\right)$$

Switch On-Resistance

$$V_{in} - V_{out} \left(t = \frac{1}{2f_s} \right) \ll \Delta$$

$$V_{in} e^{-1/2f_s t} \ll \Delta$$

Worst Case: $V_{in} = V_{FS}$


$$t \ll -\frac{T}{2} \frac{1}{\ln(2^B - 1)}$$

$$R \ll -\frac{1}{2f_s C} \frac{1}{\ln(2^B - 1)}$$

Example:

$$B = 14, \quad C = 13\text{pF}, \quad f_s = 100\text{MHz}$$

$$T/\tau \gg 19.4, \quad R \ll 40\Omega$$



Switch On-Resistance

$$I_{D(\text{triode})} = mC_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} - \frac{V_{DS}}{2} \right) V_{DS}, \quad g_{ON} \equiv \frac{dI_{D(\text{triode})}}{dV_{DS}} \Big|_{V_{DS} \rightarrow 0}$$

$$g_{ON} = mC_{ox} \frac{W}{L} \left(V_{GS} - V_{th} \right) = mC_{ox} \frac{W}{L} \left(V_{DD} - V_{th} - V_{in} \right)$$

$$\text{for } g_o = mC_{ox} \frac{W}{L} \left(V_{DD} - V_{th} \right)$$


$$g_{ON} = g_o \left(1 - \frac{V_{in}}{V_{DD} - V_{th}} \right)$$

- Switch conductance varies with input voltage



- As the ratio of V_{DD}/V_{th} gets smaller → conductance variation more pronounced
→ Technology scaling aggravates the situation

Sampling Distortion

$$v_{out} = v_{in} \left(I - e^{-\frac{T}{2t} \left(I - \frac{V_{in}}{V_{DD} - V_{th}} \right)} \right)$$




Sampling Distortion





- Effect of lower supply voltage on sampling distortion
 - HD3 increases by $(V_{DD1}/V_{DD2})^2$
 - HD2 increases by (V_{DD1}/V_{DD2})

Sampling Distortion

- SFDR is very sensitive to sampling distortion
- → Decreasing τ by a factor of 2 improves HD₃ by 25dB!
- Solutions:
 - Overdesign → Larger switches
→ increased switch charge injection
 - Complementary switch
 - Maximize V_{DD}/V_{FS}
→ decreased dynamic range
 - Constant $V_{GS} \approx f(V_{in})$
→ ...




Complementary Switch



- Complementary n & p switch advantages:
 - Increases the overall conductance
 - Linearize the switch conductance for the range $V_{tp} < V_{in} < V_{dd} - V_{tn}$


Complementary Switch Issues



- Supply voltage scales down with technology scaling
- Threshold voltages do not scale accordingly


Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

Complementary Switch Effect of Supply Voltage Scaling




- As supply voltage scales down input voltage range for constant g_o shrinks
→ Complementary switch not effective when V_{DD} becomes comparable to V_{th}

Boosted & Constant V_{GS} Sampling




- Increase gate overdrive voltage as much as possible + keep V_{GS} constant
 - Switch overdrive voltage is independent of signal level
 - Error from finite R_{ON} is linear (to first order)
 - Lower R_{on} achieved → lower time constant

Constant V_{GS} Sampling



Constant V_{GS} Sampling Circuit




EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 41

Clock Voltage Doubler

Clock Booster




EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 42

Constant V_{GS} Sampler: Φ LOW

Constant V_{GS} Switch: P is LOW




EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 43

Constant V_{GS} Sampler: Φ HIGH


Constant V_{GS} Switch: P is HIGH



EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 44


Constant V_{GS} Sampling



EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 45

Complete Circuit




Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

EECS 247 Lecture 16: Data Converters

© 2004 H.K. Page 46


Advanced Clock Boosting



[H. Pan et al., "A 3.3-V 12-b 50-MS/s A/D converter in 0.6μm CMOS with over 80-dB SFDR," *IEEE J. Solid-State Circuits*, pp. 1769-1780, Dec. 2000]

- An attempt to cancel body effect


Advanced Clock Boosting



[M. Waltari et al., "A self-calibrated pipeline ADC with 200MHz IF-sampling frontend," ISSCC 2002, Dig. Techn. Papers, pp. 314.]


- Gate tracks average of input and output, reduces effect of I-R drop at high frequencies
- Bulk also tracks signal \Rightarrow reduced body effect
- SFDR = 76.5dB at $f_{in}=200MHz$ (measured)

Practical Sampling



- $R_{sw} = f(V_{in}) \rightarrow$ distortion
- Switch charge injection


Sampling Switch Charge Injection




- First assume V_{IN} is a DC voltage
- When switch turns off \rightarrow offset voltage induced on C_s
- Why?

Sampling Switch Charge Injection

MOS xtor operating in triode region
Cross section view





Distributed channel resistance &
gate & junction capacitances




- Channel → distributed RC network
- Channel to substrate junction capacitance → distributed & variable
- Over-lap capacitance $C_{ov} = L_D \cdot W \cdot C_{ox}$ associated with GS & GD overlap

Switch Charge Injection Slow Clock



- Since clock fall time \gg device speed
→ During the period (t - to t_{off}) current in channel discharges channel charge into source
- Only source of error → Charge transfer from C_{ov} into C_s

Switch Charge Injection Slow Clock




$$\Delta V = -\frac{C_{ov}}{C_{ov} + C_s} (V_i + V_{th} - V_L)$$


$$\approx -\frac{C_{ov}}{C_s} (V_i + V_{th} - V_L)$$

$$V_o = V_i (I + \epsilon) + V_{os}$$

$$\text{where } \epsilon = -\frac{C_{ov}}{C_s}; V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L)$$




Switch Charge Injection Slow Clock- Example





$$C_{ov} = 0.3fF/m; C_{os} = 5fF/m^2; V_{th} = 0.5V$$

$$\epsilon = -\frac{C_{ov}}{C_s} = -\frac{12m \times 0.3fF/m}{1pF} = -.36\% \rightarrow 7-bit$$

$$V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L) = -1.8mV$$



Switch Charge Injection Fast Clock



- Sudden gate voltage drop \rightarrow no gate voltage to establish current in channel \rightarrow channel charge has no choice but to escape out towards S & D

Switch Charge Injection Fast Clock


$$\Delta V_o = -\frac{C_{ov}}{C_{ov} + C_s} (V_H - V_L) - \frac{I}{2} \times \frac{Q_{ch}}{C_s}$$

$$\approx -\frac{C_{ov}}{C_{ov} + C_s} (V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}(L-2L_D)((V_H - V_i - V_{th}))}{C_s}$$

$$V_o = V_i(I + \epsilon) + V_{os}$$



$$\text{where } \epsilon = -\frac{1}{2} \times \frac{WC_{ox}L}{C_s}$$

$$V_{os} = -\frac{C_{ov}}{C_s} (V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s}$$



- Assumption \rightarrow channel charge divided between S & D 50% & 50%
- Source of error \rightarrow channel charge transfer + charge transfer from C_{ov} into C_s

Switch Charge Injection Fast Clock- Example




$$C_{ov} = 0.3fF/m \quad C_{ox} = 5fF/m^2 \quad V_{th} = 0.5V \quad V_{DD} = 3V$$

$$e = -I/2 \frac{WLC_{ox}}{C_s} = \frac{12mA \times 0.35 \times 5fF/m}{1pF} = -2.1\% \rightarrow 4.5-bit$$

$$V_{os} = -\frac{C_{ov}}{C_s}(V_H - V_L) - \frac{I}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s} = -9mV - 26.3mV = -45.3mV$$

Switch Charge Injection



→ Both errors are a function of clock fall time, input voltage level, source impedance & sampling capacitance

Switch Charge Injection Error Reduction

- How do we reduce the error?
→ Reduce size switch?

$$t = R_{ON} C_s = \frac{C_s}{m C_{ox} \frac{W}{L} (V_{GS} - V_{th})}$$
$$\Delta V_o = -\frac{I Q_{ch}}{2 C_s}$$
$$FOM = t \times \Delta V_o \approx \frac{C_s}{m C_{ox} \frac{W}{L} (V_{GS} - V_{th})} \times \frac{I}{2} \times \frac{W C_{ox} L ((V_H - V_i) - V_{th})}{C_s}$$
$$FOM \approx \frac{L^2}{m}$$

→ Reducing switch size increases τ → increased distortion → not a viable solution
→ Small τ and ΔV → use minimum channel length
→ For a given technology $t \propto \Delta V$ → const.

Sampling Switch Charge Injection Summary

- Extra charge injected onto sampling capacitor @ switch device turn-off
 - Charge sharing with C_{ov}
 - Channel charge
- Issues:
 - DC offset
 - Input dependant error voltage → distortion
- Solutions:
 - Complementary switch?
 - Addition of dummy switches?
 - Bottom-plate sampling?