

EE247

Lecture 9

Switched-Capacitor Filters

- Summary of last lecture
- DDI integrators
- LDI integrators
 - Effect of parasitic capacitance
 - Bottom-plate integrator topology
- Resonators
- Bandpass filters
- Lowpass filters
 - Termination implementation

Summary Last Session

Switched-Capacitor Resistors

Charge transferred in one cycle:

$$Q = C(v_{IN} - v_{OUT})$$

$$i = Q/t = Qf_s \rightarrow i = f_s C(v_{IN} - v_{OUT})$$



With the current through the switched capacitor resistor proportional to the voltage across it, the equivalent "switched capacitor resistance" is:

$$R_{eq} = \frac{I}{f_s C}$$

Example

$$f = 1MHz, C = 1pF$$

$$\rightarrow R_{eq} = 1Mega\Omega$$





Switched-Capacitor Filter


- Let's build an "SC" filter ...
- We'll start with a simple RC LPF
- Replace the physical resistor by an equivalent SC resistor
- 3-dB bandwidth:

$$w_{-3dB} = \frac{1}{R_{eq}C_2} = f_s \times \frac{C_1}{C_2}$$


$$f_{-3dB} = \frac{1}{2p} f_s \times \frac{C_1}{C_2}$$



Switched-Capacitor Filter Advantage versus Continuous-Time Filters



- Corner freq. proportional to:
System clock (accurate to few ppm)
C ratio accurate $\rightarrow < 0.1\%$




- Corner freq. proportional to:
Absolute value of Rs & Cs
Poor accuracy $\rightarrow 20$ to 50%

Main advantage of SC filter inherent corner frequency accuracy

Typical Sampling Process



Continuous-Time(CT) \Rightarrow Sampled Data (SD)



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 5

Sampling Sine Waves



EECS 247 Lecture 9: SC Filters


© 2004 H. K. Page 6

Aliasing


- Multiple continuous time signals can produce identical series of sampled voltages
- The folding back of signals from $nf_s + f_{sig}$ down to f_{fin} is called aliasing
 - Sampling theorem: $f_s > 2f_{max_Signal}$
- If aliasing occurs, no signal processing operation downstream of the sampling process can recover the original continuous time signal
- To Avoid aliasing → two possibilities:
 1. Sample fast enough to cover all spectral components, including "parasitic" ones outside band of interest
 2. Limit f_{max_Signal} through filtering

How to Avoid Aliasing


1- Push sampling frequency to x2 of the highest freq.
→ In most cases not practical



2- Pre-filter signal to eliminate signals above 1/2 sampling frequency- then sample



Anti-Aliasing Filter



Case1- $B = f_{max-Signal} = f_s/2$


- Non-practical since an extremely high order anti-aliasing filter (close to an ideal brickwall filter) is required
- Practical anti-aliasing filter → Nonzero filter "transition band"
- In order to make this work, we need to sample much faster than 2x the signal bandwidth
→ "Oversampling"

Practical Anti-Aliasing Filter




Case2 - $B = f_{max-Signal} \ll f_s/2$

- More practical anti-aliasing filter
- Preferable to have an anti-aliasing filter with:
 - The lowest order possible
 - No frequency tuning required (if frequency tuning is required then why use SC filter, just use the prefilter!?)



Tradeoff Oversampling Ratio versus Anti-Aliasing Filter Order




[R. v. d. Plassche,
*CMOS Integrated
Analog-to-Digital and
Digital-to-Analog
Converters*, 2nd ed.,
p.41]

* Assumption \Rightarrow anti-aliasing filter is Butterworth type

- Tradeoff: Sampling speed vs. filter order


Effect of Sample & Hold



- Using the Fourier transform of a rectangular impulse:

$$|H(f)| = \frac{T_p}{T_s} \frac{\sin(\pi f T_p)}{\pi f T_p}$$


Effect of Sample & Hold on Frequency Response




EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 13

Sample & Hold Effect (Reconstruction of Analog Signals)



Magnitude droop due to $\sin x/x$ effect




EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 14


Sample & Hold Effect (Reconstruction of Analog Signals)

Magnitude droop
due to $\sin x/x$ effect:

Case 1) $f_{sig} = f_s/4$




Droop = -1dB



Sample & Hold Effect (Reconstruction of Analog Signals)


Magnitude droop due
to $\sin x/x$ effect:

Case 2)
 $f_{sig} = f_s/100$




Droop = -0.0015dB

→ **High
oversampling ratio
desirable**




Sampling Process Including S/H



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 17

First Order S.C. Filter



Switched-Capacitor Filters → problem with aliasing


EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 18

Sampled-Data Filters Anti-aliasing Requirements


- Frequency response repeats at $f_s, 2f_s, 3f_s, \dots$
- High frequency signals close to $f_s, 2f_s, \dots$ folds back into passband (aliasing)
- Most cases must pre-filter input to a sampled-data filter to remove signal at $f > f_s/2$ (Nyquist $\rightarrow f_{max} < f_s/2$)
- Usually, anti-aliasing filter included on-chip as continuous-time filter with relaxed specs. (no tuning)

Example : Anti-Aliasing Filter



- Voice-band SC filter $f_{-3dB} = 4\text{kHz}$ & $f_s = 256\text{kHz}$
- Anti-aliasing filter requirements:
 - Need 40dB attenuation at clock freq.
 - Incur no phase-error from 0 to 4kHz
 - Gain error 0 to 4kHz $< 0.05\text{dB}$
 - Allow $\pm 30\%$ variation for anti-aliasing corner frequency (no tuning)
 - Oversampling ratio = $256\text{kHz}/2 \times 4\text{kHz} = 32$
 - Need to find minimum filter order

Oversampling Ratio versus Anti-Aliasing Filter Order




* Assumption \Rightarrow anti-aliasing filter is Butterworth type

\rightarrow 2nd order Butterworth

\rightarrow Need to find minimum corner frequency for mag. droop < 0.05dB


Example : Anti-Aliasing Filter Specifications

- Nominal frequency for 0.05dB droop $\rightarrow 0.34 \rightarrow 4\text{kHz}/0.34=12\text{kHz}$
- Set anti-aliasing filter corner frequency for minimum corner frequency 12kHz \rightarrow Nominal corner frequency $12 \times 1.3=15.6\text{kHz}$
- Check if attenuation requirement is satisfied for widest filter bandwidth $\rightarrow 15.6 \times 1.3=20.2\text{kHz}$
- Normalized filter corner freq. to clock freq. $= 256/20.2=12.6$
- Check phase-error within 4kHz bandwidth



From: Williams and Taylor, p. 2-37

Example : Anti-Aliasing Filter



- Voice-band SC filter $f_{-3dB} = 4\text{kHz}$ & $f_s = 256\text{kHz}$
- Anti-aliasing filter requirements:
 - Need 40dB attenuation at clock freq.
 - Incur no phase-error from 0 to 4kHz
 - Gain error 0 to 4kHz $< 0.05\text{dB}$
 - Allow $\pm 30\%$ variation for anti-aliasing corner frequency (no tuning)

→ 2-pole Butterworth LPF with nominal corner freq. of 15.6kHz & no tuning

Ease of anti-aliasing → high ratio for $f_{sampling} / f_{-3dB}$

Switched-Capacitor Noise

- The mean-squared noise current due to S1 and S2's kT/C noise is :


$$\overline{i^2} = (Qf_s)^2 = 2k_B T C f_s^2$$

- This noise is approximately white and distributed between 0 and $f_s/2$ (noise spectra → single sided by convention)
The spectral density of the noise is:

$$\frac{\overline{i^2}}{\Delta f} = \frac{2k_B T C f_s^2}{f_s/2} = 4k_B T C f_s = \frac{4k_B T}{R_{EQ}} \quad \text{using} \quad R_{EQ} = \frac{I}{f_s C}$$


→ S.C. resistor noise equals a physical resistor noise with same value!

Switched-Capacitor Integrator



Main advantage: No tuning needed
 → critical frequency function of ratio of caps & clock freq.

SC Integrator



Continuous-Time versus Discrete Time Design Flow

Continuous-Time

- Write differential equation
- Laplace transform ($F(s)$)
- Let $s=j\omega \rightarrow F(j\omega)$
- Plot $|F(j\omega)|$, $\text{phase}(F(j\omega))$

Discrete-Time

- Write difference equation, \rightarrow relates output sequence to input sequence



$$V_o(nT_s) = V_i[(n-1)T_s] - \dots$$
- Use delay operator Z^{-1} to transform the recursive realization to algebraic equation in Z domain

$$V_o(Z) = Z^{-1}V_i(Z) \dots$$
- Set $Z = e^{j\omega T}$
- Plot mag./phase versus frequency

EECS 247 Lecture 9: SC Filters


© 2004 H. K. Page 27

SC Integrator



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 28




Discrete Time Design Flow

- Transforming the recursive realization to algebraic equation in Z domain:
 - Use Delay operator Z :

$$\begin{aligned} nT_s &\dots \rightarrow I \\ [(n-1)T_s] &\dots \rightarrow Z^{-1} \\ [(n-1/2)T_s] &\dots \rightarrow Z^{-1/2} \\ [(n+1)T_s] &\dots \rightarrow Z^{+1} \\ [(n+1/2)T_s] &\dots \rightarrow Z^{+1/2} \end{aligned}$$

SC Integrator



$$-C_I V_o(nT_s) = -C_I V_o[(n-1)T_s] + C_s V_{in}[(n-1)T_s]$$


$$V_o(nT_s) = V_o[(n-1)T_s] - \frac{C_s}{C_I} V_{in}[(n-1)T_s]$$

$$V_o(Z) = Z^{-1} V_o(Z) - Z^{-1} \frac{C_s}{C_I} V_{in}(Z)$$


$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \boxed{\frac{Z^{-1}}{1-Z^{-1}}} \quad \text{DDI (Direct-Transform Discrete Integrator)}$$

z-Domain Frequency Response

- LHP singularities in s-plane map into inside of unit-circle in Z domain
- RHP singularities in s-plane map into outside of unit-circle in Z domain
- The $j\omega$ axis maps onto the unit circle
- Particular values:
 - $f = 0 \rightarrow z = 1$
 - $f = f_s/2 \rightarrow z = -1$
- The frequency response is obtained by evaluating $H(z)$ on the unit circle at
 $z = e^{j\omega T} = \cos(\omega T) + j\sin(\omega T)$
- Once $z=-1$ ($f_s/2$) is reached, the frequency response repeats, as expected
- The angle to the pole is equal to 360° (or 2π radians) times the ratio of the pole frequency to the sampling frequency



Switched-Capacitor Direct-Transform Discrete Integrator



$$\begin{aligned} \frac{V_o}{V_{in}}(Z) &= -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}} \\ &= -\frac{C_s}{C_I} \times \frac{1}{Z-1} \end{aligned}$$

EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 33


DDI Integrator Pole-Zero Map in z-Plane

$Z-1=0 \rightarrow Z=1$
on unit circle

Pole from $f \rightarrow 0$
in s-plane mapped to
 $z=+1$

As frequency
increases z domain
pole moves on unit
circle (CCW)


Once pole gets to
 $(Z=-1), (f=f_s/2)$,
frequency response
repeats



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 34

DDI SC Integrator



$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}}$$

$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{1}{Z-1}, \quad Z = e^{j\omega T}$$

$$= -\frac{C_s}{C_I} \times \frac{1}{e^{j\omega T}-1} =$$

Series expansion for e^x

$$e^x = 1 + x + \frac{x^2}{2!} + \frac{x^3}{3!} + \frac{x^4}{4!} \dots$$

$$\begin{aligned} \frac{V_o}{V_{in}}(w) &= -\frac{C_s}{C_I} \times \frac{1}{1+j\omega T + \frac{(j\omega T)^2}{2!} + \frac{(j\omega T)^3}{3!} + \dots} \\ &= -\frac{C_s}{C_I} \times \frac{1}{j\omega T - \frac{(wT)^2}{2!} + \frac{(wT)^3}{3!} + \dots} \end{aligned}$$

for $wT \ll 1$


$$\frac{V_o}{V_{in}}(w) = -\frac{C_s}{C_I} \times \frac{1}{j\omega T}$$

Since $T = 1/f_s$

$$\frac{V_o}{V_{in}}(w) = -\frac{C_s}{C_I} \times \frac{f_s}{s} = -\frac{1}{C_I R_{eq} s}$$

→ ideal integrator

DDI SC Integrator



$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}}, \quad Z = e^{j\omega T}$$

$$= \frac{C_s}{C_I} \times \frac{1}{1-e^{j\omega T}} = \frac{C_s}{C_I} \times \frac{e^{-j\omega T/2}}{e^{-j\omega T/2} - e^{j\omega T/2}}$$

$$= -j \frac{C_s}{C_I} \times e^{-j\omega T/2} \times \frac{1}{2 \sin(\omega T/2)}$$


$$= -\frac{C_s}{C_I} \frac{1}{j\omega T} \times \frac{\omega T/2}{\sin(\omega T/2)} \times e^{-j\omega T/2}$$

Ideal Integrator)

Magnitude Error

Phase Error

DDI SC Integrator



$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_L} \frac{1}{jwT} \times \frac{\sin(wT/2)}{wT/2} \times e^{-jwT/2}$$

Ideal Integrator Magnitude Error Phase Error

Example: Mag. & phase error for:

1- $f/f_s = 1/12 \rightarrow$ Mag. Error = 1% or 0.1dB

Phase error=15 degree

$Q_{intg} = -3.8$

2- $f/f_s = 1/32 \rightarrow$ Mag. Error=0.16% or 0.014dB


Phase error=5.6 degree

$Q_{intg} = -10.2$


DDI Integrator

→ magnitude error no problem
phase error major problem

Switched Capacitor Filter Build with DDI Integrator




Switched Capacitor Filter Build with DDI Integrator



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 39



SC Integrator



Sample output $\frac{1}{2}$ clock cycle earlier
→ Sample output on f_2

EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 40



Frequency Warping

- Frequency response
 - Continuous time (s-plane): imaginary axis
 - Sampled time (z-plane): unit circle
- Continuous to sampled time transformation
 - Should map imaginary axis onto unit circle
 - How do SC integrators map frequencies?

$$\begin{aligned} H_{SC}(z) &= \frac{C_s}{C_{int}} \frac{z^{-\frac{1}{T}}}{1 - z^{-1}} \\ &= -\frac{C_s}{C_{int}} \frac{1}{2j \sin p/T} \end{aligned}$$

CT – SC Integrator Comparison

CT Integrator

$$\begin{aligned} H_{RC}(s) &= -\frac{1}{st} \\ &= -\frac{1}{2\pi f_{RC}t} \end{aligned}$$

SC Integrator

$$\begin{aligned} H_{SC}(z) &= \frac{C_s}{C_{int}} \frac{z^{-\frac{1}{T}}}{1 - z^{-1}} \\ &= -\frac{C_s}{C_{int}} \frac{1}{2j \sin p f_{SC} T} \end{aligned}$$


Identical time constants:

$$t = RC = \frac{C_{int}}{f_s C_s}$$

Compare: $H_{RC}(f_{RC}) = H_{SC}(f_{SC}) \rightarrow$

$$f_{RC} = \frac{f_s}{p} \sin\left(p \frac{f_{SC}}{f_s}\right)$$

LDI Integration




$$f_{RC} = \frac{f_s}{p} \sin\left(p \frac{f_{SC}}{f_s}\right)$$

- “RC” frequencies up to f_s/π map to physical (real) “SC” frequencies
- Frequencies above f_s/π do not map to physical frequencies
- Mapping is symmetric about $f_s/2$ (aliasing)
- “Accurate” only for $f_{RC} \ll f_s$

EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 45


Switched Capacitor Filter Build with LDI Integrator



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 46

SC Integrator Parasitic Sensitivity




Effect of parasitic capacitors:

- 1- C_{p1} - driven by opamp o.k.
- 2- C_{p2} - at opamp virtual gnd o.k.
- 3- C_{p3} - Charges to V_{in} & discharges into C_I

→ Problem parasitic sensitive

SC Integrator Parasitic Sensitivity



Effect of parasitic capacitors:

- 1- C_{p1} - driven by opamp o.k.
- 2- C_{p2} - at opamp virtual gnd o.k.
- 3- C_{p3} - driven by $Vi+$ or gnd o.k.
- 4- C_{p4} - Charges to $Vi-$ &
discharges into C_I


→ Problem parasitic sensitive

Parasitic Insensitive Bottom-Plate SC Integrator

Sensitive parasitic cap. $\rightarrow C_{pI} \rightarrow$ rearrange circuit so that C_{pI} does not charge/discharge


$f_1=1 \rightarrow$ capacitor grounded

$f_2=1 \rightarrow$ capacitor at virtual ground



Solution: Bottom plate capacitor integrator



Bottom Plate S.C. Integrator




Input/Output z-transform
Note: Delay from V_{i+} and V_{i-} to output is different
 \rightarrow Special attention needed to input/output connections

	V_{o1} on f_1	V_{o2} on f_2
V_{i+} on f_1	$\frac{z^{-1}}{1-z^{-1}}$	$\frac{z^{-1/2}}{1-z^{-1}}$
V_{i-} on f_2	$\frac{z^{-1/2}}{1-z^{-1}}$	$\frac{-1}{1-z^{-1}}$

Bottom Plate S.C. Integrator z-Transform Model




LDI Switched Capacitor Ladder Filter



Delay around integ. Loop is ($Z^{-1/2} \times Z^{+1/2} = I$) → LDI function


Switched Capacitor LDI Resonator

Resonator Signal Flowgraph




$$w_1 = \frac{I}{R_{eq}C_2} = f_s \times \frac{C_1}{C_2}$$


$$w_2 = \frac{I}{R_{eq}C_4} = f_s \times \frac{C_3}{C_4}$$



Fully Differential Switched Capacitor Resonator




Switched Capacitor LDI Bandpass Filter Continuous-Time Termination



$$w_0 = \frac{C_3}{s} \times \frac{C_1}{C_4} = f_s \times \frac{C_1}{C_2}$$

$$Q = \frac{C_4}{C_Q}$$




Switched Capacitor LDI Bandpass Filter Continuous-Time Termination

$$f_0 = \frac{1}{2p} f_s \times \frac{C_1}{C_2}$$


$$\Delta f = \frac{f_0}{Q}$$

$$= \frac{1}{2p} f_s \times \frac{C_1 C_Q}{C_2 C_4}$$

Both accurately determined by cap ratios & clock frequency




Fifth Order All-Pole LDI Low-Pass Ladder Filter Complex Conjugate Terminations



- Complex conjugate terminations (alternate phase switching)


Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

Fifth Order All-Pole Low-Pass Ladder Filter Termination Implementation





Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

Sixth Order Elliptic LDI Bandpass Filter



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).


Use of T-Network



High Q filter \rightarrow large cap. ratio for Q & transmission zero implementation
To reduce large ratios required \rightarrow T-networks utilized


Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

Sixth Order Elliptic Bandpass Filter Utilizing T-Network



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

S.C. Resonator




Regular sampling

Each opamp busy settling only during one of the clock phases
→ Idle during the other clock phase

S.C. Resonator Using Double-Sampling

Double-sampling:


- 2nd set of switches & sampling caps added to all integrators
- While one set of switches/caps sampling the other one transfers charge into the intg. cap
- Opamps busy during both clock phases
- Effective sampling freq. twice clock freq. while opamp bandwidth stays the same



EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 63

Double-Sampling Issues



Issues to be aware of:


- Jitter in the clock
- Unequal clock phases
- Mismatch in sampling caps.
→ parasitic passbands

Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

EECS 247 Lecture 9: SC Filters

© 2004 H. K. Page 64

Double-Sampled Fully Differential S.C. 6th Order All-Pole Bandpass Filter



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).