

## EE247

### Lecture 9

## Switched-Capacitor Filters

- Summary of last lecture
- DDI integrators
- LDI integrators
  - Effect of parasitic capacitance
  - Bottom-plate integrator topology
- Resonators
- Bandpass filters
- Lowpass filters
  - Termination implementation

## Summary Last Session Switched-Capacitor Resistors

Charge transferred in one cycle:

$$Q = C(v_{IN} - v_{OUT})$$

$$i = Q/t = Qf_s \rightarrow i = f_s C(v_{IN} - v_{OUT})$$


With the current through the switched capacitor resistor proportional to the voltage across it, the equivalent "switched capacitor resistance" is:

$$R_{eq} = \frac{1}{f_s C}$$

*Example*

$$f = 1\text{MHz}, C = 1\text{pF}$$

$$\rightarrow R_{eq} = 1\text{Mega}\Omega$$




# Switched-Capacitor Filter

- Let's build an "SC" filter ...
- We'll start with a simple RC LPF
- Replace the physical resistor by an equivalent SC resistor
- 3-dB bandwidth:

$$\omega_{-3dB} = \frac{1}{R_{eq} C_2} = f_s \times \frac{C_1}{C_2}$$

$$f_{-3dB} = \frac{1}{2p} f_s \times \frac{C_1}{C_2}$$



## Switched-Capacitor Filter Advantage versus Continuous-Time Filters

$$f_{-3dB} = \frac{1}{2p} f_s \times \frac{C_1}{C_2}$$


- Corner freq. proportional to:  
System clock (accurate to few ppm)  
C ratio accurate  $\rightarrow < 0.1\%$

$$f_{-3dB} = \frac{1}{2p} \times \frac{1}{R_{eq} C_2}$$



- Corner freq. proportional to:  
Absolute value of Rs & Cs  
Poor accuracy  $\rightarrow 20$  to  $50\%$

✦ *Main advantage of SC filter inherent corner frequency accuracy*

## Typical Sampling Process Continuous-Time(CT) $\Rightarrow$ Sampled Data (SD)



## Sampling Sine Waves




# Aliasing


- Multiple continuous time signals can produce identical series of sampled voltages
- The folding back of signals from  $nf_s \pm f_{sig}$  down to  $f_{fin}$  is called aliasing
  - Sampling theorem:  $f_s > 2f_{max\_Signal}$
- If aliasing occurs, no signal processing operation downstream of the sampling process can recover the original continuous time signal
- To Avoid aliasing → two possibilities:
  1. Sample fast enough to cover all spectral components, including "parasitic" ones outside band of interest
  2. Limit  $f_{max\_Signal}$  through filtering

## How to Avoid Aliasing



- 1- Push sampling frequency to x2 of the highest freq.  
→ In most cases not practical



- 2- Pre-filter signal to eliminate signals above 1/2 sampling frequency- then sample





# Anti-Aliasing Filter



Case1-  $B = f_{max-Signal} = f_s/2$

- Non-practical since an extremely high order anti-aliasing filter (close to an ideal brickwall filter) is required
- Practical anti-aliasing filter → Nonzero filter "transition band"
- In order to make this work, we need to sample much faster than 2x the signal bandwidth  
→ "Oversampling"


# Practical Anti-Aliasing Filter



Case2 -  $B = f_{max-Signal} \ll f_s/2$

- More practical anti-aliasing filter
- Preferable to have an anti-aliasing filter with:
  - The lowest order possible
  - No frequency tuning required (if frequency tuning is required then why use SC filter, just use the prefilter!?)


## Tradeoff Oversampling Ratio versus Anti-Aliasing Filter Order



\* Assumption → anti-aliasing filter is Butterworth type

- Tradeoff: Sampling speed vs. filter order

## Effect of Sample & Hold




- Using the Fourier transform of a rectangular impulse:


$$|H(f)| = \frac{T_p}{T_s} \frac{\sin(\pi f T_p)}{\pi f T_p}$$

## Effect of Sample & Hold on


### Frequency Response



## Sample & Hold Effect (Reconstruction of Analog Signals)




Magnitude  
droop due to  
 $\sin x/x$  effect




## Sample & Hold Effect (Reconstruction of Analog Signals)

Magnitude droop  
due to  $\sin x/x$  effect:

Case 1)  $f_{sig} = f_s/4$




Droop =  $-1dB$



## Sample & Hold Effect (Reconstruction of Analog Signals)


Magnitude droop due  
to  $\sin x/x$  effect:

Case 2)  
 $f_{sig} = f_s/100$




Droop =  $-0.0015dB$

→ **High  
oversampling ratio  
desirable**






# Sampling Process Including S/H



## First Order S.C. Filter




Switched-Capacitor Filters → problem with aliasing

## Sampled-Data Filters Anti-aliasing Requirements


- Frequency response repeats at  $f_s, 2f_s, 3f_s, \dots$
- High frequency signals close to  $f_s, 2f_s, \dots$  folds back into passband (aliasing)
- Most cases must pre-filter input to a sampled-data filter to remove signal at  $f > f_s/2$  (nyquist  $\rightarrow f_{max} < f_s/2$ )
- Usually, anti-aliasing filter included on-chip as continuous-time filter with relaxed specs. (no tuning)

### Example : Anti-Aliasing Filter



- Voice-band SC filter  $f_{-3dB} = 4kHz$  &  $f_s = 256kHz$
- Anti-aliasing filter requirements:
  - Need 40dB attenuation at clock freq.
  - Incur no phase-error from 0 to 4kHz
  - Gain error 0 to 4kHz  $< 0.05dB$
  - Allow  $\pm 30\%$  variation for anti-aliasing corner frequency (no tuning)
    - $\rightarrow$  Oversampling ratio =  $256kHz / 2 \times 4kHz = 32$
    - $\rightarrow$  Need to find minimum filter order

## Oversampling Ratio versus Anti-Aliasing Filter Order




\* Assumption → anti-aliasing filter is Butterworth type

→ 2<sup>nd</sup> order Butterworth

→ Need to find minimum corner frequency for mag. droop < 0.05dB


## Example : Anti-Aliasing Filter Specifications

- Normalized frequency for 0.05dB droop → 0.34 → 4kHz/0.34=12kHz
- Set anti-aliasing filter corner frequency for minimum corner frequency 12kHz → Nominal corner frequency 12x1.3=15.6kHz
- Check if attenuation requirement is satisfied for widest filter bandwidth → 15.6x1.3=20.2kHz
- Normalized filter corner freq. to clock freq.=256/20.2=12.6
- Check phase-error within 4kHz bandwidth



Normalized  $\omega$   
From: Williams and Taylor, p. 2-37

## Example : Anti-Aliasing Filter



- Voice-band SC filter  $f_{-3dB} = 4kHz$  &  $f_s = 256kHz$
- Anti-aliasing filter requirements:
  - Need 40dB attenuation at clock freq.
  - Incur no phase-error from 0 to 4kHz
  - Gain error 0 to 4kHz < 0.05dB
  - Allow +30% variation for anti-aliasing corner frequency (no tuning)
    - 2-pole Butterworth LPF with nominal corner freq. of 15.6kHz & no tuning

Ease of anti-aliasing → high ratio for  $f_{sampling} / f_{-3dB}$

## Switched-Capacitor Noise

- The mean-squared noise current due to S1 and S2's kT/C noise is :


$$\overline{i^2} = (Qf_s)^2 = 2k_B T C f_s^2$$

- This noise is approximately white and distributed between 0 and  $f_s/2$  (noise spectra → single sided by convention)  
The spectral density of the noise is:

$$\frac{\overline{i^2}}{\Delta f} = \frac{2k_B T C f_s^2}{f_s/2} = 4k_B T C f_s = \frac{4k_B T}{R_{EQ}} \quad \text{using} \quad R_{EQ} = \frac{1}{f_s C}$$


→ S.C. resistor noise equals a physical resistor noise with same value!

# Switched-Capacitor Integrator



Main advantage: No tuning needed  
 → critical frequency function of ratio of caps & clock freq.

# SC Integrator



## Continuous-Time versus Discrete Time Design Flow



### Continuous-Time

- Write differential equation
- Laplace transform ( $F(s)$ )
- Let  $s=j\omega \rightarrow F(j\omega)$
  
- Plot  $|F(j\omega)|$ ,  $\text{phase}(F(j\omega))$


### Discrete-Time

- Write difference equation,  $\rightarrow$  relates output sequence to input sequence
- $V_o(nT_s) = V_i[(n-1)T_s] - \dots$
- Use delay operator  $Z^{-1}$  to transform the recursive realization to algebraic equation in Z domain
- $V_o(Z) = Z^{-1}V_i(Z) - \dots$
- Set  $Z = e^{j\omega T}$
- Plot mag./phase versus frequency

## SC Integrator



### SC Integrator



$$\Phi_1 \rightarrow Q_s [(n-1)T_s] = C_s V_i [(n-1)T_s], \quad Q_l [(n-1)T_s] = Q_l [(n-3/2)T_s]$$

$$\Phi_2 \rightarrow Q_s [(n-1/2)T_s] = 0, \quad Q_l [(n-1/2)T_s] = Q_l [(n-3/2)T_s] + Q_s [(n-1)T_s]$$

$$\Phi_1 \rightarrow Q_s [nT_s] = C_s V_i [nT_s], \quad Q_l [nT_s] = Q_l [(n-1)T_s] + Q_s [(n-1)T_s]$$

Since  $V_o = -Q_l / C_l$  &  $V_i = Q_s / C_s \rightarrow C_l V_o(nT_s) = C_l V_o [(n-1)T_s] - C_s V_i [(n-1)T_s]$

## Discrete Time Design Flow

- Transforming the recursive realization to algebraic equation in Z domain:
  - Use Delay operator Z :

$$nT_s \dots \dots \dots \rightarrow 1$$


$$[(n-1)T_s] \dots \dots \dots \rightarrow Z^{-1}$$

$$[(n-1/2)T_s] \dots \dots \dots \rightarrow Z^{-1/2}$$

$$[(n+1)T_s] \dots \dots \dots \rightarrow Z^{+1}$$

$$[(n+1/2)T_s] \dots \dots \dots \rightarrow Z^{+1/2}$$

## SC Integrator



$$-C_I V_o(nT_s) = -C_I V_o[(n-1)T_s] + C_s V_{in}[(n-1)T_s]$$

$$V_o(nT_s) = V_o[(n-1)T_s] - \frac{C_s}{C_I} V_{in}[(n-1)T_s]$$


$$V_o(Z) = Z^{-1} V_o(Z) - Z^{-1} \frac{C_s}{C_I} V_{in}(Z)$$

$$\frac{V_o(Z)}{V_{in}} = -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}}$$

DDI (Direct-Transform Discrete Integrator)


## z-Domain Frequency Response

- LHP singularities in s-plane map into inside of unit-circle in Z domain
- RHP singularities in s-plane map into outside of unit-circle in Z domain
- The  $j\omega$  axis maps onto the unit circle
- Particular values:
  - $f = 0 \rightarrow z = 1$
  - $f = f_s/2 \rightarrow z = -1$
- The frequency response is obtained by evaluating  $H(z)$  on the unit circle at
 
$$z = e^{j\omega T} = \cos(\omega T) + j\sin(\omega T)$$
- Once  $z = -1$  ( $f_s/2$ ) is reached, the frequency response repeats, as expected
- The angle to the pole is equal to  $360^\circ$  (or  $2\pi$  radians) times the ratio of the pole frequency to the sampling frequency





## Switched-Capacitor Direct-Transform Discrete Integrator



$$\begin{aligned} \frac{V_o}{V_{in}}(Z) &= -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}} \\ &= -\frac{C_s}{C_I} \times \frac{1}{Z-1} \end{aligned}$$


## DDI Integrator Pole-Zero Map in z-Plane

$Z-1=0 \rightarrow Z=1$   
on unit circle


Pole from  $f \rightarrow 0$   
in s-plane mapped to  
 $z=+1$

As frequency  
increases z domain  
pole moves on unit  
circle (CCW)

Once pole gets to  
( $Z=-1$ ), ( $f=f_s/2$ ),  
frequency response  
repeats



## DDI SC Integrator



$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}}$$

$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{1}{Z-1}, \quad Z = e^{j\omega T}$$

$$= -\frac{C_s}{C_I} \times \frac{1}{e^{j\omega T} - 1} =$$

Series expansion for  $e^x$

$$e^x = 1 + x + \frac{x^2}{2!} + \frac{x^3}{3!} + \frac{x^4}{4!} + \dots$$

$$\frac{V_o}{V_{in}}(\omega) = -\frac{C_s}{C_I} \times \frac{1}{1 + j\omega T + \frac{(j\omega T)^2}{2!} + \frac{(j\omega T)^3}{3!} + \dots} - 1$$

$$= -\frac{C_s}{C_I} \times \frac{1}{j\omega T - \frac{(\omega T)^2}{2!} + \frac{(\omega T)^3}{3!} + \dots}$$

for  $\omega T \ll 1$


$$\frac{V_o}{V_{in}}(\omega) = -\frac{C_s}{C_I} \times \frac{1}{j\omega T}$$

Since  $T = 1/f_s$

$$\frac{V_o}{V_{in}}(\omega) = -\frac{C_s}{C_I} \times \frac{f_s}{s} = -\frac{1}{C_I R_{eq} s}$$

→ ideal integrator

## DDI SC Integrator



$$\frac{V_o}{V_{in}}(Z) = -\frac{C_s}{C_I} \times \frac{Z^{-1}}{1-Z^{-1}}, \quad Z = e^{j\omega T}$$

$$= \frac{C_s}{C_I} \times \frac{1}{1-e^{j\omega T}} = \frac{C_s}{C_I} \times \frac{e^{-j\omega T/2}}{e^{-j\omega T/2} - e^{j\omega T/2}}$$

$$= -j \frac{C_s}{C_I} \times e^{-j\omega T/2} \times \frac{1}{2 \sin(\omega T/2)}$$


$$= \underbrace{-\frac{C_s}{C_I} \frac{1}{j\omega T}}_{\text{Ideal Integrator}} \times \underbrace{\frac{\omega T/2}{\sin(\omega T/2)}}_{\text{Magnitude Error}} \times \underbrace{e^{-j\omega T/2}}_{\text{Phase Error}}$$

Ideal Integrator)

Magnitude Error

Phase Error

## DDI SC Integrator



$$\frac{V_o(z)}{V_{in}} = \underbrace{\frac{-C_S}{C_I} \frac{1}{j\omega T}}_{\text{Ideal Integrator}} \times \underbrace{\frac{\omega T/2}{\sin(\omega T/2)}}_{\text{Magnitude Error}} \times \underbrace{e^{-j\omega T/2}}_{\text{Phase Error}}$$

Example: Mag. & phase error for:

1-  $f/f_s = 1/12 \rightarrow$  Mag. Error = 1% or 0.1dB  
Phase error = 15 degree

$Q_{intg} = -3.8$


2-  $f/f_s = 1/32 \rightarrow$  Mag. Error = 0.16% or 0.014dB  
Phase error = 5.6 degree

$Q_{intg} = -10.2$


DDI Integrator

$\rightarrow$  magnitude error no problem  
phase error major problem


## Switched Capacitor Filter Build with DDI Integrator



## Switched Capacitor Filter Build with DDI Integrator




## SC Integrator



Sample output  $\frac{1}{2}$  clock cycle earlier  
 → Sample output on  $\bar{f}_2$


### SC Integrator



$$\begin{aligned}
 \Phi_1 &\rightarrow Q_s[(n-1)T_s] = C_s V_i[(n-1)T_s], & Q_l[(n-1)T_s] &= Q_l[(n-3/2)T_s] \\
 \Phi_2 &\rightarrow Q_s[(n-1/2)T_s] = 0, & Q_l[(n-1/2)T_s] &= Q_l[(n-3/2)T_s] + Q_s[(n-1)T_s] \\
 \Phi_1 &\rightarrow Q_s[nT_s] = C_s V_i[nT_s], & Q_l[nT_s] &= Q_l[(n-1)T_s] + Q_s[(n-1)T_s] \\
 \Phi_2 &\rightarrow Q_s[(n+1/2)T_s] = 0, & Q_l[(n+1/2)T_s] &= Q_l[(n-1/2)T_s] + Q_s[nT_s]
 \end{aligned}$$

### LDI SC Integrator

LDI (Lossless Discrete Integrator) → same as DDI but output is sampled 1/2 clock cycle earlier



$$\begin{aligned}
 \text{LDI} & \\
 \frac{V_o(Z)}{V_{in}} &= -\frac{C_s}{C_I} \times \frac{Z^{-1/2}}{1-Z^{-1}}, \quad Z = e^{j\omega T} \\
 &= -\frac{C_s}{C_I} \times \frac{e^{-j\omega T/2}}{1-e^{-j\omega T}} = \frac{C_s}{C_I} \times \frac{1}{e^{-j\omega T/2} - e^{+j\omega T/2}} \\
 &= -j \frac{C_s}{C_I} \times \frac{1}{2 \sin(\omega T/2)} \\
 &= \underbrace{-\frac{C_s}{C_I} \frac{1}{j\omega T}}_{\text{Ideal Integrator}} \times \underbrace{\frac{\omega T/2}{\sin(\omega T/2)}}_{\text{Magnitude Error}}
 \end{aligned}$$

No Phase Error!  
For signals at frequency  $\ll$  sampling freq.  
→ Magnitude error negligible

# Frequency Warping

- Frequency response
  - Continuous time (s-plane): imaginary axis
  - Sampled time (z-plane): unit circle
- Continuous to sampled time transformation
  - Should map imaginary axis onto unit circle
  - How do SC integrators map frequencies?

$$H_{SC}(z) = \frac{C_s}{C_{int}} \frac{z^{-1/2}}{1 - z^{-1}}$$

$$= -\frac{C_s}{C_{int}} \frac{1}{2j \sin p f T}$$

# CT – SC Integrator Comparison

CT Integrator

$$H_{RC}(s) = -\frac{1}{st}$$

$$= -\frac{1}{2\pi j f_{RC} t}$$

SC Integrator

$$H_{SC}(z) = \frac{C_s}{C_{int}} \frac{z^{-1/2}}{1 - z^{-1}}$$

$$= -\frac{C_s}{C_{int}} \frac{1}{2j \sin p f_{SC} T}$$


Identical time constants:

$$t = RC = \frac{C_{int}}{f_s C_s}$$

Compare:  $H_{RC}(f_{RC}) = H_{SC}(f_{SC}) \rightarrow$

$$f_{RC} = \frac{f_s}{p} \sin\left(p \frac{f_{SC}}{f_s}\right)$$


# LDI Integration




$$f_{RC} = \frac{f_s}{p} \sin\left(p \frac{f_{SC}}{f_s}\right)$$

- “RC” frequencies up to  $f_s/\pi$  map to physical (real) “SC” frequencies
- Frequencies above  $f_s/\pi$  do not map to physical frequencies
- Mapping is symmetric about  $f_s/2$  (aliasing)
- “Accurate” only for  $f_{RC} \ll f_s$

# Switched Capacitor Filter Build with LDI Integrator



## SC Integrator Parasitic Sensitivity




### Effect of parasitic capacitors:

- 1-  $C_{p1}$  - driven by opamp o.k.
- 2-  $C_{p2}$  - at opamp virtual gnd o.k.
- 3-  $C_{p3}$  - Charges to  $V_{in}$  & discharges into  $C_I$

→ Problem parasitic sensitive

## SC Integrator Parasitic Sensitivity



### Effect of parasitic capacitors:

- 1-  $C_{p1}$  - driven by opamp o.k.
- 2-  $C_{p2}$  - at opamp virtual gnd o.k.
- 3-  $C_{p3}$  - driven by  $V_{i+}$  or gnd o.k.
- 4-  $C_{p4}$  - Charges to  $V_{i-}$  & discharges into  $C_I$

→ Problem parasitic sensitive




## Parasitic Insensitive Bottom-Plate SC Integrator

Sensitive parasitic cap.  $\rightarrow C_{p1} \rightarrow$  rearrange circuit so that  $C_{p1}$  does not charge/discharge


$f_1=1 \rightarrow$  capacitor grounded

$f_2=1 \rightarrow$  capacitor at virtual ground



**Solution: Bottom plate capacitor integrator**



## Bottom Plate S.C. Integrator




**Input/Output z-transform**  
**Note: Delay from Vi+ and Vi- to output is different**  
 $\rightarrow$  Special attention needed to input/output connections

	Vo1 on f1	Vo2 on f2
Vi+ on f1	$\frac{z^{-1}}{1-z^{-1}}$	$\frac{z^{-1/2}}{1-z^{-1}}$
Vi- on f2	$\frac{z^{-1/2}}{1-z^{-1}}$	$\frac{-1}{1-z^{-1}}$

## Bottom Plate S.C. Integrator z-Transform Model




## LDI Switched Capacitor Ladder Filter



Delay around integ. Loop is  $(Z^{-1/2} \times Z^{+1/2} = 1) \rightarrow$  LDI function


## Switched Capacitor LDI Resonator

Resonator  
Signal Flowgraph




$$w_1 = \frac{1}{R_{eq1}C_2} = f_s \times \frac{C_1}{C_2}$$

$$w_2 = \frac{1}{R_{eq3}C_4} = f_s \times \frac{C_3}{C_4}$$




## Fully Differential Switched Capacitor Resonator




## Switched Capacitor LDI Bandpass Filter Continuous-Time Termination

Bandpass Filter  
Signal Flowgraph



$$\omega_0 = s \times \frac{C_3}{C_4} = f_s \times \frac{C_1}{C_2}$$

$$Q = \frac{C_4}{C_Q}$$




## Switched Capacitor LDI Bandpass Filter Continuous-Time Termination

$$f_0 = \frac{1}{2p} f_s \times \frac{C_1}{C_2}$$


$$\Delta f = \frac{f_0}{Q}$$

$$= \frac{1}{2p} f_s \times \frac{C_1 C_Q}{C_2 C_4}$$

Both accurately  
determined by  
cap ratios & clock  
frequency




## Fifth Order All-Pole LDI Low-Pass Ladder Filter Complex Conjugate Terminations



- Complex conjugate terminations (alternate phase switching)


Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## Fifth Order All-Pole Low-Pass Ladder Filter Termination Implementation




Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## Sixth Order Elliptic LDI Bandpass Filter



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).


## Use of T-Network



**High Q filter → large cap. ratio for Q & transmission zero implementation  
To reduce large ratios required → T-networks utilized**


Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## Sixth Order Elliptic Bandpass Filter Utilizing T-Network



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).

## S.C. Resonator




**Regular sampling**  
**Each opamp busy settling only during one of the clock phases**  
**→ Idle during the other clock phase**


## S.C. Resonator Using Double-Sampling

### Double-sampling:

- 2<sup>nd</sup> set of switches & sampling caps added to all integrators
- While one set of switches/caps sampling the other one transfers charge into the intg. cap
- Opamps busy during both clock phases
- Effective sampling freq. twice clock freq. while opamp bandwidth stays the same



## Double-Sampling Issues




Issues to be aware of:

- Jitter in the clock
- Unequal clock phases
- Mismatch in sampling caps.  
→ parasitic passbands

Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).



## Double-Sampled Fully Differential S.C. 6<sup>th</sup> Order All-Pole Bandpass Filter



Ref: Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCB/ERL M83/31).