State and Statements
Important in control-flow-based synthesis since FSM controller is output.
Current state given by state vector which is the "value of" the state counter or state latches
State counter/latches perform function similar to the PC of a computer - it determines the order in which events occur.