EE244: Design Technology for Integrated Circuits and Systems Outline Lecture 6.2

11/14/97


Click here to start


Table of Contents

EE244: Design Technology for Integrated Circuits and Systems Outline Lecture 6.2

Single-Strip Static CMOS Layout

Single-Strip Static CMOS

Single-Strip Static CMOS

Programmable Logic Array

Single-Strip Static CMOS

Single-Strip Static CMOS

Optimization of Static Strip Layout

Euler Path

Uehara and VanCleemput (1981)

Heuristic Algorithm

Single-Strip Static CMOS

Gate Matrix Layout

Gate Matrix Layout

Gate Matrix Layout

 Author: Richard Newton

Email: rnewton@ic.eecs.berkeley.edu

Home Page: http://www-inst.eecs.berkeley.edu/~ee244