PPT Slide
Early 1980’s
Late 1980’s
Captive
Fabrication
Behavioral
Level
Register
Level
Gate
Level
Physical
Level
X
X
Gate
Level
ASIC sign-off
logic minimization
structuring, mapping
gate sizing, buffering
in-place optimization
placement
global routing
detailed routing
compaction
clock/power routing
Previous slide
Next slide
Back to first slide
View graphic version