






**Homework Assignment #10 Solutions**

\* It is understood photoresist has to be removed prior to high-temperature processing steps. This is stated explicitly in the process flow only if the photoresist is used as an implantation mask.


**Problem 1**

PROCESS DESCRIPTION	CROSS-SECTION
1) Starting material	 <p style="text-align: center;"><b>p -substrate (lightly doped)</b></p>
2) Thermal oxidation to grow pad oxide CVD Si <sub>3</sub> N <sub>4</sub> Pattern active device area (Mask #1)	 <p style="text-align: center;"><b>p -substrate (lightly doped)</b></p>
3) Channel stop implant (boron) Remove photoresist Thermal oxidation to grow field oxide	 <p style="text-align: center;"><b>p -substrate (lightly doped)</b></p>
4) Strip Si <sub>3</sub> N <sub>4</sub> Strip pad oxide with HF dip Threshold implant (if necessary) Thermal oxidation to grow gate oxide CVD 1st level n+ poly-Si Pattern 1st level poly-Si (Mask #2)	 <p style="text-align: center;"><b>p -substrate (lightly doped)</b></p>
5) Thermal oxidation of 1st level poly-Si CVD 2nd level n+ poly-Si Pattern 2nd level poly-Si (Mask #3)	 <p style="text-align: center;"><b>p -substrate (lightly doped)</b></p>


6) As implant through thin oxide to form self aligned n+ source  
 Remove photoresist  
 Post-implantation annealing



7) CVD of PSG  
 Pattern contact opening to 2nd-level poly-Si (wordline), n+ source (bitline), and 1st level poly-Si (capacitor ground plane). Mask #4. The latter two are not shown in this cross-section.




8) Al deposition and metal patterning (Mask #5)




**Comments**

It is extremely difficult to pattern the narrow spacing (<30nm) using lithography because of alignment error and minimum resolution issues. This example use the controllable thermal oxididation process to fabricate this gap spacing.

**Problem 2**










**Problem 3**

The following is a solution based on a “dummy gate” concept. Other variations are possible.

Starting material: p-Si	
1) LOCOS	
2) Deposit 0.5 μm poly-Si or other high-melting point material (e.g. Si <sub>3</sub> N <sub>4</sub> , silicides etc)	
3) Pattern poly-Si to gate dimension	
4) Blanket As implantation. Post-implantation annealing	<p style="text-align: center;">p substrate</p>
5) Deposit spin-on-glass or PSG to planarize surface	
6) Etch back to top of poly-Si	<p style="text-align: center;">p substrate</p>
7) Selectively etch poly-Si	
8) Grow gate oxide	

	
<p>9) Directional deposition of Al (level-1) (e.g. collimated sputtering).  * another alternative is deposit a very thick layer of Al and then use CMP to polish back to the CVD glass level.</p>	
<p>10) Use highly selectively wet etch to remove CVD glass</p>	
<p>11) Deposit PSG by CVD</p>	
<p>12) Contact opening</p>	
<p>13) Al (level -2) deposition</p>	
<p>14) Al patterning</p>	

**[Comment]** If implantation is not required, we can also for the self-aligned S/D by diffusion. the following is an alternative :

<p>Use n+ PSG as doping source to form source/drain</p>	
---------------------------------------------------------	--

Gate oxide growth	
Directional Al gate deposition (e.g. collimated sputtering)	
Strip PSG	
.... continue as above process	


**Problem 4**

(a)

**PROCESS DESCRIPTION**

1) Starting Material


**CROSS-SECTION**



**TOP VIEW**



No lateral feature

2) CVD 1st level PSG  
CVD 1st level poly-Si





No lateral feature


3) Pattern 1st level poly-Si  
(Mask #1)




4) CVD 2nd level PSG




5) Pattern opening for fixed pin  
(Mask #2)



6) CVD 2nd level poly-Si  
Pattern 2nd level poly-Si (Mask #3)



7) Selectively etch away 1st level and 2nd level PSG with HF. Final Structure



(b) (I) If photoresist is used to replace poly-1 as the rotor material, it cannot withstand the processing temperature (300-600 °C) of the subsequent CVD steps.

(II) **In principle, yes.**

Thermal oxide will be grown conformally on all surfaces and sidewalls of the poly-1 rotor and the open hole of the Si substrate. After fix pin contact opening, poly-2 deposition and patterning, HF can still penetrate all sacrificial oxides (thermal oxide and PSG) surrounding the poly-1 rotor and release it.

**In practice, not a desirable process.**

Thermal oxide growth rate is too slow and requires a high temperature. The oxide grown will also consume poly-Si. Thickness of poly-Si will be reduced and final dimension of the rotor inner hole will be distorted (larger). Uneven poly-Si oxidation rates along grain boundaries may leave a rougher edge which may increase the friction between rotor and pin.


(III) **NO with the present process methodology.**

The top of the pin has to be larger than the inner hole of the rotor to keep the rotor from falling off the wafer. The pin dimension has to be patterned with a separate lithography step.

[ Comment: If one opens a hole in PSG-1, deposit poly-1, and pattern poly-1 for both rotor and pin with same lithography step, the pin and rotor will not be connected. However, the rotor will fall out of the wafer after etching the sacrificial oxide.]


### Problem 5

1) Starting structure ( oxide trench isolation)




2) Pad oxide growth. CVD nitride.


Pattern to smallest feature allowed by Optical lithography. Etch stack.




3) Angle implant of As to form n+ pockets.




4) Vertical implant of As to form normal S/D




5) Blanket deposition of pure Ti.  
 Anneal at 750C to form TiSi2.  
 Remove unreacted Ti on oxide and nitride.  
 Additional anneal (900C)  
 to activate S/D implant.




6) Blanket CVD oxide



7) Planarize structure to nitride surface with CMP.



8) Selective etch of nitride.  
Slight dip in HF to remove pad oxide.  
Blanket CVD oxide.  
Use anisotropic RIE to form oxide spacer.



9) Grow thermal gate oxide.  
Deposit doped poly-Si by CVD  
Pattern poly-Gate.

