



Deposited thickness not uniform across wafer




Step coverage


Lift-off performance





Step coverage problem is not the same as thickness nonuniformity problem




Thermal Oxidation Model




F_1 
gas transport flux

F_2 
diffusion flux through SiO₂

F_3 
reaction flux at interface

CVD Deposition Rate [Grove Model by setting $X_{ox} = 0$]



$$\frac{D}{\delta} = h_G$$

$$k_s = k_o e^{-\Delta E/kT}$$


δ = thickness of stagnant layer

$$F_1 = D [C_G - C_S] / \delta$$


$$F_1 = F_3$$

$$F_3 = k_s C_S$$

ks depends only on temperature
 h_G depends on temperature, pressure and flow velocity




Degree of Anisotropy



$Bias\ B \equiv d_f - d_m$
 $B\ can\ be\ > 0\ or\ < 0.$

$$A_f \equiv 1 - \frac{|B|}{2h_f}$$

$$0 \leq A_f \leq 1$$






Etching profile depends on:

- 1) mask/film configuration
- 2) Film etching rate and anisotropy
- 3) Mask etching rate and anisotropy

**SIMPLE EXAMPLE: Film etching 100% anisotropic
NO mask etching**

 = etching mask  = film  final



Etching Selectivity S

$$S_{AB} = \frac{v_A \text{ (vertical etching velocity of material A)}}{v_B \text{ (vertical etching velocity of material B)}}$$

Wet Etching

S is controlled by: chemicals, concentration, temp.

RIE

S is controlled by:


plasma parameters, plasma chemistry,
gas pressure, flow rate & temperature.

Importance of Etching Selectivity


A simple Example

Thickest SiO₂ on wafer

Thinnest SiO₂ on wafer



When ALL SiO₂ is just cleared




Si substrate

How to Control Anisotropy ?

- 1) ionic bombardment to damage expose surface.
- 2) sidewall coating by inhibitor prevents sidewall etching.


SURFACE DAMAGE INDUCED ANISOTROPY



(o) ETCHANT

(•) SUBSTRATE ATOM

SURFACE INHIBITOR MECHANISM OF ANISOTROPY




— INHIBITOR

How to Control Selectivity ?

$$S = \frac{\text{Rate SiO}_2}{\text{Rate Si}}$$

E.g. SiO_2 etching in $\text{CF}_4 + \text{H}_2$ plasma




Reason: $F^* + H \rightarrow HF \therefore F^* \text{ content} \downarrow$


$\therefore \text{SiF}_4 \downarrow$

The F^* reaction with Si **alone** is a chemical etching (more isotropic)

Effect of RIE process variables on etching characteristics




Self-Aligned Silicide Process (SALICIDE) using Ion Implantation and Metal-Si reaction




*Self-aligned structures are always preferred for process integration


Worst-Case Design Considerations for Etching



Example: Dual Damascene Process



(a)



(b)

Overetch of bottom Cu layer