

# EE143 General Information

**Instructor** : Prof. Nathan Cheung , Cory 513, 642-1615,  
cheung@eecs.berkeley.edu

**Lecture Hours and Place**: Tu &Th, 9:40-11:00am, Etcheverry 3106

**Office Hours**: Tu 12-2pm, W 1-2pm, and by appointment via e-mail

## **Required Text :**

- 1) R.C. Jaeger "Introduction To Microelectronics Fabrication ", 2<sup>nd</sup> Edition
- 2) EE143 Reader (if you have S2005 version, no need to buy the F2005 version)

**Homework**: Weekly homework assignments due on Thursdays.

**Grading**: Midterm1 15%,Midterm2 15%, Final 30% ,Homework 10%, Lab 30%  
(undergrad and grad will be graded as two separate groups)

**\*\*\*Browse last semester's course content for lecture notes, homework, and exams. <http://www-inst.eecs.berkeley.edu/~ee143/sp05index.html>**

## **Lab Sign-up required for ALL students**

**6 Lab Sections : M 2-5pm, W 9-12am, W 2-5pm,  
Th 2-5pm, Fri 9-12am, Fri 2-5pm**

- **Sign-up sheets will be posted outside Cory 218 after 11am (8/31, Tue) .You have to sign up **personally** at Cory 218 before 5pm (9/1,Thur) even you are enrolled by Telebear. If you do not do so, your name will be removed from the class list**
- **Final lab assignment will be posted outside Cory 218 and on class webpage on 9/2(Friday).**
- **Assignment priority : (1) Telebear enrolled, (2) Telebear waitlist , (3) No Telebear enrollment. Order of sign-up not important.**
- **NO Lab Meeting the week of 8/29**

## **Week of 9/5**

**Mandatory Lab attendance required.**

- You will have lab orientation and have to pass a safety quiz.**
- Because of Labor Day Holiday, there will be no Monday afternoon lab section. Students assigned to that section can attend any of the other 5 sections (only for this week).**

**Lectures, HW, Lab Info, and News (check regularly)**

<http://www-inst.eecs.berkeley.edu/~ee143/>

## **Other Websites for EE143 Overview**

**Device Physics/ Process Visualization – Highly recommended**

(Change the device parameters and watch the resultant space charge, energy bands , I-V , C-V etc)

<http://jas.eng.buffalo.edu/>

**MEMS operation (Good collection of photos and movies)**

<http://mems.sandia.gov/scripts/index.asp>

**SIA Roadmap (Trend and Challenge)**

<http://public.itrs.net/>


**EE Basics (E40 course material)**

<http://www-inst.eecs.berkeley.edu/~ee40/>



**Trends and forecast**

[www.icknowledge.com](http://www.icknowledge.com)

# What is EE143 all about?





- **Microfabrication Principles for IC and MEMS**
- **Hands-on Fabrication and Testing of IC and MEMS Devices**



# Principle of Monolithic Process Integration


\* A sequence of **Additive** and **Subtractive** steps with **lateral patterning**

## Example: CMOS Integrated Circuit




# A Process Module has many sub-steps!


Example : Deep UV Photolithography




## 1) Surface Prime




Dispense a controlled amount of photoresist



Allow the photoresist to spread across the wafer




Rapidly ramp - up the coater spin speed throwing off excess photoresist




Spin at high speed to form a thin dry film of photoresist

## 2) Coat




#### 4) Expose






Hot chuck with lift pins "up"



Wafer loaded onto lift pins




Lift pins down, wafer is baking


**3) Pre-bake**  
**5) Post Exposure Bake**  
**7) Hard Bake**



Dispense a puddle of developer and allow it to sit.




Dispense a rinse solution while slowly spinning the wafer.







Ramp up to high speed and spin the wafer dry.

**6) Develop**

# EE143 Chip Fabrication






# SEM Micrographs of EE143 Chip



Professor Nathan Cheung, U.C. Berkeley




# EE143 Chip Characterization




After resist patterning on nitride/pad oxide

## ***Process Simulation***


***\* 3D Topography and Dopant Distribution***





After Local Oxidation



After Poly-Si Gate Patterning




$$1\mu\text{m} = 10^{-4}\text{ cm} = 10^{-6}\text{ m} = 1000\text{ nm}$$



Diameter of human hair  $\sim 50\mu\text{m}$

# Advantages of Technology Scaling

- More dies per wafer, lower cost
- Higher-speed devices and circuits ( electrical signals travel shorter distances)





# The beauty of silicon

For four decades, the semiconductor industry has steadily reduced the unit cost of IC components by

SCALING

1. Scaling device dimensions downward


2. Scaling wafer diameter upward

	1990	1995	2000
DRAMs	4 MB	64 MB	1 GB
Feature size	0.8 $\mu\text{m}$	0.35 $\mu\text{m}$	0.15 $\mu\text{m}$
Wafer diameter	6"	8"	12"
Cost per Megabit	\$6.50	\$3.14	\$0.10




# Transistor Per Integrated Circuit Trends

www.icknowledge.com




- [1] Stanley Mazor, "The History of the Microcomputer - Invention and Evolution" [http://www.dotpoint.com/xnumber/Microcomputer\\_invention.htm](http://www.dotpoint.com/xnumber/Microcomputer_invention.htm).  
 [2] Bob Donlan and David Pricer, "Pushing the Limits: Looking Forward...Looking Back," Microelectronic Design, Vol. 1., (1987).  
 [3] "Inventions of the Modern Computer: Intel 1103 The World's First Available DRAM Chip," <http://inventors.about.com/science/inventors/library/weekly/aa100898.htm>.  
 [4] Jonathan Cassell, "Who Really Invented the Microprocessor," [http://www.ebnonline.com/25year/25\\_microprocessor2.html](http://www.ebnonline.com/25year/25_microprocessor2.html).  
 [5] Gordon E. Moore, "Cramming more components onto integrated circuits," Electronics, Vol. 38, N. 8, Apr. (1965).

# *Another Perspective on Moore's Law*




... we are already producing  $10^{18}$  transistors per year. Enough to supply every ant on the planet with ten transistors.


Twenty years from now, if the trend continues, there will be more transistors than there will be cells in the total number of human bodies on Earth.




0.13µm process




65nm process



45nm process



32nm process




Source: Intel


High-k Gate Dielectric  
Fully Depleted Channel




# 5nm-Gate Nanowire FinFET



Nanowire  
FinFET  
( $T_{si} = 2L_g$ )



(a)



(b)

2004 Symposium on VLSI Technology, p.196

# SIA roadmap


<http://public.itrs.net/>

## Memory and Logic Technology Requirements

<i>Year of First Product Shipment Technology Generation</i>	<i>1999 180nm</i>	<i>2001 150nm</i>	<i>2003 130nm</i>	<i>2006 100nm</i>	<i>2009 70nm</i>	<i>2012 50nm</i>
<i>Min. Logic <math>V_{dd}</math> (V)</i>	1.8-1.5	1.5-1.2	1.5-1.2	1.2-0.9	0.9-0.6	0.6-0.5
<i><math>T_{ox}</math> Equivalent (nm)</i>	3-4	2-3	2-3	1.5-2	<1.5	<1.0
<i>Equivalent Maximum E-field (MV/cm)</i>	5	5	5	>5	>5	>5
<i>Nominal <math>I_{on}</math> @ 25°C (<math>\mu A/\mu m</math>) (NMOS/PMOS)</i>	600/280	600/280	600/280	600/280	600/280	600/280
<i>S/D Extension Junction Depth, Nominal (nm)</i>	36-72	30-60	26-52	20-40	15-30	10-20




# Chip Power consumption is a big concern !!!!




Source: Intel Developer Forum 2002








# MEMS: Pressure Transducer




*Bulk  
Micromachining*




*Surface  
Micromachining*


-  Si
-  n<sup>+</sup> Si
-  SiO<sub>2</sub>
-  Al connect
-  Polysilicon piezoresistor
-  Polysilicon freestanding diaphragm
-  Glass support




# ***MEMS Actuators***



**Gear Speed Reduction Unit**




**Movable Mirror**



**Responsive Drug Delivery Valve**

Professor Nathan Cheung, U.C. Berkeley





**Turbine engine**



# Commercial MEMS Products

- Optomechanical Displays (TI, 1996)
- Acceleratometer (Analog Devices)




# MEMS-IC Integration

(Sandia National Lab)





- MEMS fabricated in 12 $\mu\text{m}$ -deep trench
  - Filled with  $\text{SiO}_2$  and planarized using CMP

## SNL Integrated Micromechanical / CMOS




# Silicon-COMPATIBLE OPToelectronics (SCOOP)

## Si-BASED WAVEGUIDES



# Linking Si Technology with Biology





'Snail' neuron grown atop an Infineon Technologies CMOS device that measures the neuron's electrical activity, linking chips and living cells.

Source: Max Planck Institute


Professor Nathan Cheung, U.C. Berkeley

EE143F05 Lecture#1

# Artificial Silicon Retina™ (ASR)




2mm, 1/1000" thick






# Heterogeneous Integration of Microsystems

## Professor Nathan Cheung, EECS



Professor Nathan Cheung, U.C. Berkeley

# Extension of Si Technology




Si circuits on plastic




Si Laser (Intel)


# Nanoscale Fabrication




(i) Co-axial heterostructure nanowire (COHN); (ii) longitudinal heterostructure nanowire (LOHN).



Carbon Sheath around  
Ge Core  
Peidong Yang, UCB



Carbon Nanotube  
Motor  
A. Zettl, UCB



ZnO nanowire array on  
sapphire substrate  
Peidong Yang, UCB