


MOS Cascode



Area, Resistor are hard to define on chip



Want high R_o

$R_s \cdot I_o$ might be too big

$$R_{out} = (1 + g_{m1} r_{o2}) r_{o1} \approx \underbrace{g_{m1} r_{o2} r_{o1}}_{\text{typically large}}$$

Cascode as amplifier

"Short ct" trans conductance




$$A_v = -g_m R$$

\uparrow
 g_m

$$G_m = g_m$$

Voltage gain of linear ckt

$$A_v = -G_m \cdot R_{out}$$



Cascode output R when input is shorted

earlier


$$A_v = -G_m R_{out}$$

$$G_m = g_{m1} \cdot \frac{g_{m2}}{g_{m2}} \approx g_{m1}$$

$$A_v = -g_{m1} (g_{m2} r_{o2} r_{o1})$$

gain is boosted $g_{m2} r_{o2}$

$(W/L)_1$ does not have to $= (W/L)_2$



$$R_{on} = g_{m2} r_{o2} r_{o1}$$


$$R_{op} = g_{m3} r_{o3} r_{o1}$$

$$G_m = g_{m1} \quad R_{out} = R_{op} \parallel R_{on}$$

$$v_{out} = R_{out} \cdot C_{out}$$

$$A_v = g_{m1} [(g_{m2} r_{o2} r_{o1}) \parallel (g_{m3} r_{o3} r_{o4})]$$

Current Mirrors



Ideal

$$I_{copy} = I_{REF}$$


$$I_{REF} = I_{copy} - \frac{(n+1)I_{copy}}{\beta}$$

$$I_{copy} = \frac{I_{REF}}{1 + \frac{n+1}{\beta}}$$


if $(n+1)$ is large

the currents will not match

β helper design






$$I_{copy} = \frac{I_{REF}}{1 + \frac{1}{\beta^2}(n+1)}$$



$$I_{copy} = 0$$

because no path for base currents

$I_{copy} = 0$ because no path for base currents
 V_{be} is not defined



P3 $\lambda = 0$

$$\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2$$