

## (Saturated) MOSFET Small-Signal Model

- Concept: find an equivalent circuit which interrelates the *incremental* changes in  $i_D$ ,  $v_{GS}$ ,  $v_{DS}$ , etc. for the MOSFET in saturation

$$v_{GS} = V_{GS} + v_{gs}, i_D = I_D + i_d \text{ -- we want to find } i_d = (?) v_{gs}$$

We have the functional dependence of the total drain current in saturation:

$$i_D = \mu_n C_{ox} (W/2L) (v_{GS} - V_{Tn})^2 (1 + \lambda_n v_{DS}) = i_D(v_{GS}, v_{DS})$$

Solution: do a Taylor expansion around the DC operating point (also called the quiescent point or  $Q$  point) defined by the DC voltages  $Q(V_{GS}, V_{DS})$ :

$$i_D = I_D + \left. \frac{\partial i_D}{\partial v_{GS}} \right|_Q (v_{gs}) + \frac{1}{2} \left. \frac{\partial^2 i_D}{\partial v_{GS}^2} \right|_Q (v_{gs})^2 + \dots$$

If the small-signal voltage is really "small," then we can neglect all everything past the linear term --



$$i_D = I_D + \left. \frac{\partial i_D}{\partial v_{GS}} \right|_Q (v_{gs}) = I_D + g_m v_{gs}$$

where the partial derivative is defined as the *transconductance*,  $g_m$ .

## Transconductance



The small-signal drain current due to  $v_{gs}$  is therefore given by

$$i_d = g_m v_{gs}$$



## Another View of $g_m$

\* Plot the drain current as a function of the gate-source voltage, so that the slope can be identified with the transconductance:



## Transconductance (cont.)

- Evaluating the partial derivative:

$$g_m = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{Tn}) (1 + \lambda_n V_{DS})$$

- In order to find a simple expression that highlights the dependence of  $g_m$  on the DC drain current, we neglect the (usually) small error in writing:


$$g_m = \sqrt{2\mu_n C_{ox} \left( \frac{W}{L} \right) I_D} = \frac{2I_D}{V_{GS} - V_{Tn}}$$

For typical values  $(W/L) = 10$ ,  $I_D = 100 \mu\text{A}$ , and  $\mu_n C_{ox} = 50 \mu\text{A V}^{-2}$  we find that

$$g_m = 320 \mu\text{A V}^{-1} = 0.32 \text{ mS}$$

## (Partial) Small-Signal Circuit Model

- How do we make a circuit which expresses  $i_d = g_m v_{gs}$ ? Since the current is not across its “controlling” voltage, we need a voltage-controlled current source:



## Output Conductance/Resistance


- We can also find the change in drain current due to an increment in the drain-source voltage:

$$g_o = \left. \frac{\partial i_D}{\partial v_{DS}} \right|_Q = \mu_n C_{ox} \left( \frac{W}{2L} \right) (V_{GS} - V_{Tn})^2 \lambda_n \equiv \lambda_n I_D$$


The output resistance is the inverse of the output conductance

$$r_o = \frac{1}{g_o} = \frac{1}{\lambda_n I_D}$$

The (partial) small-signal circuit model with  $r_o$  added looks like:



## MOSFET Capacitances in Saturation



In saturation, the gate-source capacitance contains two terms, one due to the channel charge's dependence on  $v_{GS}$  [ $(2/3)WLC_{ox}$ ] and one due to the overlap of gate and source ( $WC_{ov}$ , where  $C_{ov}$  is the *overlap capacitance* in fF per  $\mu\text{m}$  of gate width)


$$C_{gs} = \frac{2}{3}WLC_{ox} + WC_{ov}$$

In addition, there is the small but very important gate-drain capacitance (just the overlap capacitance  $C_{gd} = C_{ov}$ )

There are depletion capacitances between the drain and bulk ( $C_{db}$ ) and between source and bulk ( $C_{sb}$ ). Finally, the extension of the gate over the field oxide leads to a small gate-bulk capacitance  $C_{gb}$ .


## Complete Small-Signal Model

- All these capacitances are “patched” onto the small-signal circuit schematic containing  $g_m$  and  $r_o$  ...  $g_{mb}$  is open-circuited for EECS 105 since  $v_{bs} = 0$  V.



## p-channel MOSFETs

- Structure is *complementary* to the n-channel MOSFET
- In a CMOS technology, one or the other type of MOSFET is built into a *well* -- a deep diffused region -- so that there are electrically isolated "bulk" regions in the same substrate



## p-channel MOSFET Models

- DC drain current in the three operating regions:  $-I_D > 0$

$$\begin{aligned}
 -I_D &= 0 \text{ A} && (V_{SG} \leq -V_T) \\
 -I_D &= \mu_p C_{ox} (W/L) [V_{SG} + V_{Tp} - (V_{SD}/2)] (1 + \lambda_p V_{SD}) V_{SD} && (V_{SG} \geq -V_{Tp}, V_{SD} \leq V_{SG} + V_{Tp}) \\
 -I_D &= \mu_p C_{ox} (W/(2L)) (V_{SG} + V_{Tp})^2 (1 + \lambda_p V_{SD}) && (V_{SG} \geq -V_{Tp}, V_{SD} \geq V_{SG} + V_{Tp})
 \end{aligned}$$

- The threshold voltage with backgate effect is given by:

$$V_{Tp} = V_{T0p} - \gamma_p (\sqrt{-V_{SB} + 2\phi_n} - \sqrt{2\phi_n})$$

### Numerical values:

$\mu_p C_{ox}$  is a measured parameter. Typical value:  $\mu_p C_{ox} = 25 \mu\text{A V}^{-2}$

$$\lambda_p \approx \frac{0.1 \mu\text{m V}^{-1}}{L}$$

$V_{Tp} = -0.7$  to  $-1.0$  V, which should be approximately  $-V_{Tn}$  for a well-controlled CMOS process

## p-channel MOSFET small-signal model

- the source is the highest potential and is located at the top of the schematic

