

EE 105 | Final Review

Kieran Peleaux & Qianyi Xie

Outline

- Exercise 1
 - Op-Amp
 - Feedback
 - Bode plot
- Exercise 2
 - Semiconductor physics
- Exercise 3
 - Device structures and operation
 - BJT & MOSFET
 - Large signal operation (DC operating point)
 - Small signal operation

Outline

- Exercise 4
 - Multi-stage amplifier analysis
 - Inspection analysis
 - Miller effect
 - Mid-band gain
 - High corner frequency (OCTC)
 - Low corner frequency (SCTC)
 - Small-signal limitation and output swing
- Exercise 5
 - Differential pair analysis
- Digital circuit overview and CMOS logic circuit design


Exercise 1 – Ideal Op-amps

- Ideal Op-amp laws

- $R_{in} = \infty$

- $R_{out} = 0$

- $A_v = \infty$




finite
↓
 ∞
↓

$$v_o = A_v(v^+ - v^-)$$

$\therefore v^+ = v^-$ only in negative FB


Exercise 1 – Basic Op-amp Configurations

1. Inverting Amplifier



$$\frac{v_o}{v_i} = -\frac{R_2}{R_1}$$

2. Non-inverting Amplifier





$$\frac{v_o}{v_i} = 1 + \frac{R_2}{R_1}$$

3. Integrating Amplifier

$$i_i = \frac{v_i}{R} \quad v_o = 0 - i_i \frac{1}{sC}$$

$$v_o = -\frac{v_i}{sRC} \Rightarrow \frac{v_o}{v_i} = -\frac{1}{sRC} \quad v_i$$


$$j\omega = \frac{1}{sC} \Rightarrow \frac{1}{\omega_p}$$



Exercise 1 –Op-amp Nonidealities

R_2 is to create a known (finite) DC gain

Input offset voltage



How to find/
measure V_{os} ?

Ground input &
measure v_o .


$$i_{in} = \frac{v_1 - V_{os}}{R_1} = -\frac{V_{os}}{R_1}$$

$$v_o = V_{os} - i_{in}R_2 = \frac{V_{os} + R_2}{R_1} V_{os}$$


get this from measure v_o

Exercise 1 –Op-amp Nonidealities

Finite Gain $A_v \neq \infty$ (open loop gain)






Exercise 1 –Op-amp Nonidealities



Exercise 1 – Frequency Response & Bode Plots

Generic 1 & 2-pole systems

$$H(s) = \frac{-A_{DC}}{1 + \frac{s}{\omega_p})^{\frac{1}{RC}}}$$



Exercise 2 – Semiconductor Physics


N & P-Type Semiconductors

acceptors ("accept" $e^- \rightarrow h^+$) $[N_A \{ cm^{-3} \}]$

dopants are donors ("donate" e^-) $[N_D \{ cm^{-3} \}]$

Exercise 2 – Semiconductor Physics

PN Junctions




$$Q_p = Q_n = f(N, \text{Volume})$$

$P \downarrow$
 $N \uparrow$

$P \uparrow \therefore W_p \uparrow$
 $N \downarrow \therefore W_N \downarrow$



Exercise 2 – Semiconductor Physics

PN Junctions with external energy



Exercise 3


- Exercise 3
 - Device structures and operation
 - BJT & MOSFET
 - Large signal operation (DC operating point)
 - Small signal operation



Regions of
operation:

Exercise 3

- Large signal operation (DC operating point)




PARAMETER	VALUE	UNIT
W	10	μm
L	1	μm
μ_n	450	$\text{cm}^2/(\text{V}\cdot\text{s})$
V_0	0.7	V


- Assume in saturation**
- Solve for the drain current
- Check the assumption**
- If not in saturation, assume in linear region**
- Solve for the drain current
- Check the assumption**
- If not in linear region, M_1 is cut-off

Exercise 3

- Generate small signal model @ $V_{in} = 1V$




I_{in} vs. V_{in}




$$I = 0.005V^2 + 0.005V$$

I_{out} vs. V_{in}



$$I = 0.001V^2 + 0.004V$$

I_{out} vs. V_{out}



$$I = 0.001\sin(2V)$$

Exercise 4

- Exercise 4
 - Multi-stage amplifier analysis
 - Inspection analysis
 - Miller effect
 - Mid-band gain
 - High corner frequency (OCTC)
 - Low corner frequency (SCTC)
 - Small-signal limitation and output swing

Exercise 4

4. For the amplifier in Figure PS10.3, assume that M_1 has the properties listed in Table PS10.2, and that Q_1 has the properties listed in Table PS10.1. Find $A_v(\frac{v_{out}}{v_s})$, R_{in} , R_{out} , f_L , and f_H .




Figure PS10.3

Exercise 4

4. For the amplifier in Figure PS10.3, assume that M_1 has the properties listed in Table PS10.2, and that Q_1 has the properties listed in Table PS10.1. Find $A_v(\frac{v_{out}}{v_s})$, R_{in} , R_{out} , f_L , and f_H .




Figure PS10.3

Exercise 5

- Find $A_{v,d}$, $A_{v,c}$, and **CMRR**




Figure PS11.1

Exercise 5

- Find $A_{v,d}$, $A_{v,c}$, and **CMRR**




Figure P9.128

Exercise 5

- Find $A_{v,d}$, $A_{v,c}$, and **CMRR**






Figure P9.128


Digital circuit overview

- Digital circuit component
 - Inverter
 - Latch
 - Flip-flop
 - Pass-gate
 - ...



Digital circuit overview

- Ring Oscillator



Digital circuit overview

- CMOS logic