Microelectronic Devices and Circuits- EECS105

First Midterm Exam

Wednesday, October 11, 2000

Costas J. Spanos

University of California at Berkeley
College of Engineering
Department of Electrical Engineering and Computer Sciences

Your Name: _____
                          (last)   *(first)*

Your Signature: _____

1. Print and sign your name on this page before you start.
2. You are allowed a single, handwritten sheet with formulas. No books or notes!
3. Do everything on this exam, and make your methods as clear as possible.

Problem 1 _____ / 35
Problem 2 _____ / 35
Problem 3 _____ / 15
Problem 4 _____ / 15

*TOTAL   _____ / 100*

Problem 1 of 4 (35 points)

Answer each question briefly and clearly. Assume room temperature and thermal equilibrium unless otherwise noted.

What types and concentrations of charges exist in intrinsic silicon? (6pts)

List the type (holes, electrons, ions), sign (+/-) and concentrations of all charges in silicon doped with 10^{17}/cm^3 As and 10^{15}/cm^3 Boron. Be sure to mention whether each charge is mobile or not. (8pts)

What are the four types of currents you can find across a p-n junction in thermal equilibrium? (6pts)

Find the contact-to-contact resistance of the following structure (drawn to scale), if the Rs is 10 Ohms/square. Assume that "dogbone" contact areas amount to 0.65 squares. (8pts)

You are given doped silicon that at thermal equilibrium has an electron concentration $10^{16}/cm^3$. What is the built-in potential with reference to intrinsic silicon? What would be the concentration of electrons at some point within this lattice, if you raised the potential at that point by 120mV? (7pts)

Problem 2 of 4 (35 points)

Consider the following structure that consists of n-type silicon ($10^{16}/cm^3$), 0.1µm of SiO_2 and p-type silicon ($10^{16}/cm^3$). (Hint: *This is nothing more than a MOS capacitor whose gate is made out of weakly doped silicon. This means that the gate will also deplete and/or invert under proper conditions. The symmetric concentrations in the channel and the gate should make this problem easy to solve...*)

a. Calculate the depth of the depletion regions when $V_{GB} = 0$. (10pts)

b. Draw the charge density, E-field and potential plots in thermal equilibrium ($V_{GB} = 0$). Mark the key values on the charge densities, Electric Field, and potential graphs. (15 pts)

(If you failed to solve part a, do these plots anyway, assuming that each depletion region has a depth of 0.1μm. Please check this box if you opt to use this value: ☐)

Cb/cm²

ρ

-0.1mm

-Tox

x

V/m

E

x

V

φ

x

c. If you apply a positive bias on the gate (i.e. $V_{GB}>0$), both depletion regions will grow deeper, up to the point where there will be inversion. Because of the concentration symmetry, both the gate and the body will invert at the same time. Calculate the value of V_{GB} needed to bring this device at the onset of inversion. (10 pts)

Problem 3 of 4 (15 points)

The process sequence described below in meant to create a p-channel transistor within a n-well. Follow the steps and draw the two cross sections at the steps indicated (*10 points*):

Step 0: Start with the 1μm deep n-well and 0.5μm thick isolation oxide as shown. <u>What is the necessary dose of P (in atoms/cm^2) that is required to achieve a uniform concentration of 10^{16}/cm^3 in the n-well?</u>

Step 1: Remove the 0.5μm of isolation oxide where indicated by the active area mask.

Step 2: Grow 100Angstroms of gate oxide.

Step 3: Deposit and pattern 0.5μm thick polysilicon gate, where indicated by the gate mask.

Step 4: Implant p+ source/drain to a depth of 0.5μm, using a dose of 0.5 10^{15} Boron atoms /cm^2. <u>Calculate the Boron concentration in the source/drain regions</u>.

after Step 0

P dose:

after Step3

after Step 4

S/D conc:

Problem 4 of 4 (15 points)

You are given a n-channel MOS transistor with $\mu_n Cox = 50\mu A/V^2$, $V_{Ton}=1.0V$, $\lambda n = (0.1/L)V^{-1}$ (L in μm), and $\phi p = -0.42V$.

a. Draw the small signal model of the MOS transistor in saturation, assuming $V_{BS}=0$, $v_{bs}=0$ and ignoring all capacitances.

b. Given that $W=10\mu m$, $L=10\mu m$, $V_{DS}=2V$, find the V_{GS} value that will yield a g_m of $50\mu A/V$. Calculate r_o under these conditions. (*Hint: confirm that your solution is such that the transistor is saturated. You can ignore the effect of λ_n in the calculation of g_m*).