





 $G_m =$

EE 105 Fall 2000

Week 9

EE 105 Fall 2000











Common Gate Amplifiers

• Input signal is applied to the *source*, output is taken from the *drain*

current gain is about unity, input resistance is low, output resistance is high

a CG stage is a current "buffer" ... it takes a current at the input that may have a relatively small Norton equivalent resistance and replicates it at the output port, which is a good current source due to the high output resistance.





Common-Gate Input Resistance R_{in}

• Apply test current, with load resistor R_L present at the output



• Add the currents at the input node and set equal to the test current:

$$i_t = -g_m v_{gs} + g_{mb} v_t + \left(\frac{v_t - v_{out}}{r_o}\right)$$

• The output voltage = - $i_{out} (r_{oc} \parallel R_L) = - (-i_t)(r_{oc} \parallel R_L)$ (why?)

$$i_t = g_m v_t + g_{mb} v_t + \left(\frac{v_t - (r_{oc} || R_L) i_t}{r_o} \right)$$

EE 105 Fall 2000

Input Resistance (Cont.)

• Solve for the ratio of the test voltage to the test current

$$R_{in} = \frac{v_t}{i_t} = \frac{1 + (r_{oc} || R_L) / r_o}{g_m + g_{mb} + (1/r_o)}$$

the input resistance is a function of the load resistance R_L ...

• Evaluate the relative sizes of the terms:

 g_m is around 500 µS

 g_{mb} is around 50 µS

 $1/r_o$ is around 5 µS or less, so neglect versus $g_m + g_{mb}$

current supply is usually good enough that $r_{oc} || R_L \cong R_L$

$$R_{in} = \frac{v_t}{i_t} = \frac{1 + R_L / r_o}{g_m + g_{mb}}$$

What about ratio of R_L and r_o ? It depends ...

IF $R_L \ll r_o$, then we get a simpler form of the

$$R_{in} \cong \frac{1}{g_m + g_{mb}} \approx \frac{1}{g_m}$$
 (for $r_{oc}, r_o >> R_L$)

EE 105 Fall 2000

Common-Gate Output Resistance Rout

• Test circuit: leave source resistance R_S of small-signal source current in place; remove r_{oc} for analysis and put it back in at the end ...



• Circuit analysis exercise:

it helps to note that $v_s = i_t R_s$

• Kirchhoff's current law at the source resistor node: sum currents leaving node

$$\frac{v_s}{R_S} - g_m v_{gs} - (-g_{mb} v_s) + \frac{v_s - v_t}{r_o} = 0$$

$$v_s \left(\frac{1}{R_s} + g_m + g_{mb} + \frac{1}{r_o}\right) = \frac{v_t}{r_o}$$

• Substituting $v_t = i_t R_s$ and solving for the output resistance $= (v_t / i_t) || r_{oc}$

$$R_{out} = r_{oc} \left[\left(R_{S} [r_{o} / R_{S} + g_{m} r_{o} + g_{mb} r_{o} + 1] \right) \right]$$

... quite a mess

Common-Gate Output Resistance (Cont.)

• The output resistance is a function of the source resistance R_S

see Appendix to Chapter 8 for an analysis of the error in using the two-port approach for the common-gate amplifier

• Evaluate the relative sizes of the terms:

 g_m is around 500 µS

 g_{mb} is around 50 µS

 r_o is around 200 k Ω

 $g_m r_o = (0.5)(200) = 100 >> 1$

Simplifying

$$R_{out} \cong r_{oc} \left[\left[\left[r_o + (g_m r_o + g_{mb} r_o) R_S \right] \right] = r_{oc} \left[\left[\left[r_o (1 + (g_m + g_{mb}) R_S) \right] \right] \right] \right] \right]$$

If we neglect the backgate generator $(g_{mb} \ll g_m)$

 $R_{out} \cong r_{oc} || [r_o(1 + (g_m R_S)]]$

The output resistance of the common-gate can be very large ... on the order of 100 times r_o... if the current supply's resistance is large enough not to limit it.

Common-Gate Two-Port Model



Design tradeoffs:

Ideal current buffer has $R_{in} = 0 \Omega$: need to increase g_m to approach this goal Also, an ideal current buffer has $R_{out} = \text{infinity } \Omega$:

increase $g_m r_o \dots$ and use a good current supply with a large r_{oc}

EE 105 Fall 2000

EE 105 Fall 2000



DC Transfer Curve

p-well CMOS process means that the source and bulk can be shorted ... not true for an n-well process.



The threshold voltage V_{Tn} is not a constant, since the source-bulk voltage V_{SB} increases as V_{OUT} increases:

 $V_{Tn} = V_{TOn} + \gamma_n \left[\sqrt{(V_{OUT} - V) - 2\phi_p} - \sqrt{2\phi_p} \right]$



Week 9





Output Resistance of Common-Drain Amplifier

• Leave the source resistance attached while exercising the output with a test voltage



KCL at the source node ... remove $r_o \parallel r_{oc}$ and put it back in

 $i_t + g_m(0 - v_t) + (-g_{mb}v_t) = 0$

$$R_{out} = (r_o || r_{oc}) || \left(\frac{v_t}{i_t} \right) = (r_o || r_{oc}) || \left(\frac{1}{g_m + g_{mb}} \right) = \frac{1}{[1/(r_o || r_{oc})] + g_m + g_{mb}}$$

Typically, $r_o \parallel r_{oc} \gg g_m + g_{mb}$

$$R_{out} \cong \frac{1}{g_m + g_{mb}}$$

EE 105 Fall 2000

Page 23

Week 9

EE 105 Fall 2000

Page 24

Week 9



is essentially 1 (since backgate generator has zero v_{sh} controlling it.)

Output resistance is ideally zero for a voltage-output amplifier: typical values

 $g_m = 500 \ \mu S$

 $g_{mb} = 50 \ \mu S$

$$R_{out} = \frac{1}{g_m + g_{mb}} \approx 2 \,\mathrm{k}\Omega$$

The output resistance can be reduced by increasing the transconductance ... (W/L) can be made huge in order to drive R_{out} toward zero.

EE 105 Fall 2000

Page 25

Week 9

Summary of MOSFET Two-Port Models Transistor Type NMOS PMOS Comerca OUI OT Source' v_{ai} Compos Emitter (CS/CE) Cemmun CILI Gate $=\frac{1}{k_{a}+k_{ab}}$ Common OUT Base (CG CR) IN 0-Common OUT Drain Common Collector (CDXCC)

EE 105 Fall 2000

Assessment of MOS Amplifiers

Common-source is the only stage that provides gain

Common-gate can buffer a poor current source into a nearly ideal one

Common-drain can buffer a poor voltage source into a nearly ideal one

We need more than one stage to approach an ideal amplifier (of any of the 4 types)

EE 105 Fall 2000

Page 27

Week 9