

CS61C MT1 Review

Led by Harrison & Rebecca

Quick Disclaimer

- Not intended to replace your studying
- Summary of some of the “most important” concepts we want you to understand/know
- Don’t assume scope of MT is limited to these slides
- Didn’t want to exhaust all great midterm questions as practice

Midterm Info (on Course Policies)

- On each exam, you will be given a MIPS Green Sheet attached to the exam.
- Midterm 1: Covers up to and including the 07/02 lecture on CALL.
- Midterm 1: One 8.5"x11", double-sided cheat sheet.
- The clobber policy allows you to override your Midterm 1 and Midterm 2 scores with the score of the corresponding section on the final exam if you perform better on the respective sections of the final.
- During lecture time, 07/09

Midterm Tips

- Make sure to still practice on your own!!!
- Be able to understand, read, and fill in code
- Understand how to read the MIPS green sheet
- Identify concepts and apply what you know
- Put “factual” information on your cheatsheet!

Back to Basics - Number Rep.


- Everything is a number
- Numbers stored at certain fixed widths
- Common bases:
 - Binary (base 2)
 - Hexadecimal (base 16)
 - Decimal (base 10)
- Signed vs. Unsigned
- IEC prefixes

The way to remember #s

- What is 2^{34} ? How many bits addresses (i.e., what's $\text{ceil } \log_2 = \lg$ of) 2.5 TiB?

- Answer! 2^{XY} means...

X=0 \Rightarrow ---	Y=0 \Rightarrow 1
X=1 \Rightarrow kibi $\sim 10^3$	Y=1 \Rightarrow 2
X=2 \Rightarrow mebi $\sim 10^6$	Y=2 \Rightarrow 4
X=3 \Rightarrow gibi $\sim 10^9$	Y=3 \Rightarrow 8
X=4 \Rightarrow tebi $\sim 10^{12}$	Y=4 \Rightarrow 16
X=5 \Rightarrow pebi $\sim 10^{15}$	Y=5 \Rightarrow 32
X=6 \Rightarrow exbi $\sim 10^{18}$	Y=6 \Rightarrow 64
X=7 \Rightarrow zebi $\sim 10^{21}$	Y=7 \Rightarrow 128
X=8 \Rightarrow yobi $\sim 10^{24}$	Y=8 \Rightarrow 256
	Y=9 \Rightarrow 512



MEMORIZE!



CS61C L02 Number Representation (24)

Garcia, Spring 2008 © UCB

MT Question -

- (Sp13 1.k) Using any scheme, what is the fewest number of bits required to “address” all phone numbers (including area code)?

MT Question -

- (Sp13 1.k) Using any scheme, what is the fewest number of bits required to “address” all phone numbers (including area code)?
- 10^{10} possible phone numbers.
- **$\text{ceil}(\log_2(10^{10})) \cong 34$**

Convert!

Decimal	Hex	Binary
59		
37		
	0x61C	
	0xFA1	
		0b0101 0101
		0b1001 1010

Convert!

Decimal	Hex	Binary
59	0x3B	0b0011 1010
37	0x25	0b0010 0101
$6 \cdot 16^2 + 1 \cdot 16^1 + 12$	0x61C	0b0110 0001 1100
$15 \cdot 16^2 + 10 \cdot 16^1 + 1$	0xFA1	0b1111 1010 0001
$5 \cdot 16^1 + 5$	0x55	0b0101 0101
$9 \cdot 16^1 + 10$	0x9A	0b1001 1010

2's Complement

- Know the range for N-bit numbers
 - $-2^{(N-1)} : 2^{(N-1)}-1$
- Understand advantages/disadvantages.
 - Can represent negative and only one zero
 - Smaller range of positive numbers represented (but can be remedied)

2's Complement - Conversions

- Take number, invert bits, and add 1
- Min number of bits?
- Ex: 16 -> -16
 - 16 = 0b0001 0000
 - Invert = 0b1110 1111
 - Add 1 = 0b1111 0000
- Ex: -16 -> 16
 - -16 = 0b1111 0000
 - Invert = 0b0000 1111
 - Add 1 = 0b0001 0000

Overflow

- Occurs when
 - Carry into MSB \neq Carry out MSB
 - Two positives results in a negative
 - Two negatives result in a positive
- Result of wrong sign

MT Questions - Warmup

- (Sp15 1.2) For two n-bit numbers, what is the difference between the largest unsigned number and the largest two's-complement number? In other words, what is $\text{MAX_UNSIGNED_INT} - \text{MAX_SIGNED_INT}$? Write your answer in terms of n.

MT Questions - Warmup (Solution)

- $\text{MAX_UNSIGNED_INT} = 2^n - 1$
- $\text{MAX_SIGNED_INT} = 2^{(n-1)} - 1$
- Therefore,
 - $(2^n - 1) - (2^{(n-1)} - 1) = 2^{(n-1)}$

C[S61C] Quick Review

- “Why C?: we can write programs that allow us to exploit underlying features of the architecture - **memory management**, special instructions, parallelism”

Quick Summary

- function-oriented, structs, pass by value
- must declare types
- constants
- stack/heap management
- 0 or NULL == FALSE
- Anything that isn't FALSE == TRUE
- structs

Note: probably need to know more than this

Some pointers?



XKCD 138

P->O->I->N->T->E->R->S

- Pointer: variable that contains address of a variable
 - `int *x;` - variable is address of an int
 - `x = &y;` - assign address of y to x
 - `z = *x;` - assign value at address x to z
- Pointers passed to a function get copy of pointer
- Why pointers?
 - Easier to pass pointer rather than large struct/array
 - Pointers to pointers, N-d arrays
 - Linked lists
- When in doubt, draw boxes and arrows!

Pointers and Arrays

- K&R Section 5.3
- KEY DIFFERENCES:
 - “A pointer is a variable, but an array name is not a variable”
 - location of initial element is passed into function
 - sizeof(pointer) vs sizeof(array)
 - &pointer vs &array
 - pointer arithmetic

C Memory Management

- Stack, heap, static data, code
 - What goes where?
 - How to create variables in these address spaces?
 - Be careful of how you use malloc, realloc, etc.
 - Free your memory!

Sp07 1e. Indicate how much memory is used on each line. If zero, leave it blank.

Static	Stack	Heap	
			typedef struct bignum {
			int len;
			char *num;
			char description[100];
			} bignum_t
			bignum_t *res;
			int main() {
			bignum_t b;
			b.num = (char*) malloc(5*sizeof(char));
			// more code below

Sp07 1e. Indicate how much memory is used on each line. If zero, leave it blank.

Static	Stack	Heap	
			typedef struct bignum {
			int len;
			char *num;
			char description[100];
			} bignum_t
4			bignum_t *res;
			int main() {
	108		bignum_t b;
		5	b.num = (char*) malloc(5*sizeof(char));
			// more code below

MT Practice

- (Sp15 #4.2) Given function def:
 - `int* to_array(sll_node *sll, int size);`
 - `size` = length of array to be created
- Complete `to_array()` to convert a linked list to array.
- `typedef struct node {`
 - `int value;`
 - `struct node* next; // pointer to next element`
- `} sll_node;`

```
int *to_array(sll_node *sll, int size) {
    int i = 0;
    int* arr = malloc(size * sizeof(int)); // allocate array
    while(sll) { // check for null
        arr[i] = sll->value; // set values
        sll = sll->next; // move linked list along
        i++;
    }
    return arr;
}
```

MT Practice

- (Sp15 #4.3) Given function def:
 - `void delete_even(sll_node *sll);`
- Complete `delete()` to delete every second element of the linked list.

```
void delete_even(sll_node *sll) {  
    sll_node *temp;  
    if (!sll || !(sll->next)) return; // base case  
    temp = sll->next;  
    sll->next = temp->next (or sll->next->next);  
    free(temp); // delete "2nd" element  
    delete_even(sll->next); // recursion!  
}
```

Strings

- Array of characters, last character = null terminator (`'\0'`, `0`)
- `char s[SIZE]` = “can be modified”;
 - `char s[SIZE] = {'c', 'a', 'n',, '\0'};`
- `char *s` = “behavior undefined but usually not modifiable”;

Mini-break(?)

Two strings walk into a bar and sit down. The bartender says, "So what'll it be?"

The first string says, "I think I'll have a beer quag fulk boorg jdk^CjfdLk jk3s d#f67howe%^U r89nvy~~owmc63^Dz x.xvcu"

"Please excuse my friend," the second string says, "He isn't null-terminated."

MIPS Review - Calling Conventions

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Who needs to store their registers in the stack?

Caller: \$t0 - \$t9,
\$v0-\$v1, \$a0 - \$a3,
\$ra

Callee: \$s0

MT Practice: Calling Conventions

sum_arr: bne \$a1, \$0, non_zero
addu \$v0, \$0, \$0
jr \$ra

non_zero: _____

addiu \$s0, \$a0, 0
lw \$t0, 0(\$s0)
addiu \$a0, \$a0, 4

addiu \$a1, \$a1, -1

jal sum_arr

addu \$v0, \$v0, \$t0

jr \$ra


Fill in the blanks to finish this (inefficient) function to sum the elements of an array so it follows all the calling conventions. What simple fix could make it more efficient?

MT Practice: Calling Conventions

```
sum_arr:  bne $a1, $0, non_zero      addiu $a1, $a1, -1
          addu $v0, $0, $0          sw $t0, 0($sp)
          jr $ra                   jal sum_arr
non_zero: addiu $sp, $sp, -12       lw $t0, 0($sp)
          sw $s0, 8($sp)           addu $v0, $v0, $t0
          sw $ra, 4($sp)           lw $s0, 8($sp)
          addiu $s0, $a0, 0        lw $ra, 4($sp)
          lw $t0, 0($s0)          addiu $sp, $sp, 12
          addiu $a0, $a0, 4       jr $ra
```

MT Practice: Calling Conventions

```
sum_arr:  bne $a1, $0, non_zero      addiu $a1, $a1, -1
          addu $v0, $0, $0          sw $t0, 0($sp)
          jr $ra                   jal sum_arr
non_zero: addiu $sp, $sp, -8       lw $t0, 0($sp)
          sw $s0, 4($sp)          addu $v0, $v0, $t0
          sw $ra, 0($sp)         lw $s0, 4($sp)
          addiu $s0, $a0, 0       lw $ra, 0($sp)
          lw $t0, 0($s0)        addiu $sp $sp 8
          addiu $a0, $a0, 4      jr $ra
```



MIPS Review - Instructions

Arithmetic: add, addi, sub, addu, addiu, subu

Memory: lw, sw, lb, sb

Decision: beq, bne, slt, slti, sltu, sltiu

Unconditional Branches (Jumps): j, jal, jr

Pseudoinstructions: move → add \$0

subu → addu (negative imm) li → addiu \$0, imm

sd → sw 2x ble → slt, bne

mul → mul, mflo la, jump (far) → lui and ori

MIPS Review - Data Transfer

“load **from** memory”

“store **to** memory”


lw \$t0 8(\$s0) \\ treats \$s0 as a pointer.
\\ Dereferences (\$s0 + 8). Stores in \$t0


sw \$s0 0(\$a0) \\ Treats \$a0 as a pointer.
\\ Dereferences and sets its value to \$s0

MT Practice: C → MIPS

```
int has_cycle(node *tortoise, node
*hare) {
    if (hare == tortoise) return 1;
    if (!hare || !hare->next) return 0;
    return has_cycle(tortoise->next,
        hare->next->next)
}
```

```
has_cycle: li $v0 1
```

```
$beq $a0 $a1 done
```

```
li $v0 0
```

```
$beq _____ done
```

```
_____
```

```
beq _____ done
```

```
_____
```

```
addiu _____
```

```
_____
```

```
addiu _____
```

```
done:
```

```
jr $ra
```

MT Practice: C → MIPS

```
int has_cycle(node *tortoise, node
*hare) {
    if (hare == tortoise) return 1;
    if (!hare || !hare->next) return 0;
    return has_cycle(tortoise->next,
        hare->next->next)
}
```

```
has_cycle: li $v0 1
```

```
$beq $a0 $a1 done
```

```
li $v0 0
```

```
$beq $a1 $0 done
```

```
lw $a1 4($a1)
```

```
beq $a1 $0 done
```

```
lw $a0 4($a0)
```

```
lw $a1 4($a1)
```

```
addiu $sp $sp -4
```

```
sw $ra 0($sp)
```

```
jal has_cycle
```

```
lw $ra 0($sp)
```

```
addiu $sp $sp 4
```

```
done:
```

```
jr $ra
```

MT Practice: Mal -> Tal

Convert the following program to TAL Mips

```
li $s0 0x1234ABCD
```

```
mul $s0 $s0 $s0
```

MT Practice: Mal -> Tal

Convert the following program to TAL Mips

```
li $s0 0x1234ABCD
```

```
mul $s0 $s0 $s0
```


```
lui $s0, 0x1234
```

```
ori $s0 $s0 0xABCD
```

```
mul $s0 $s0
```

```
mflo $s0
```

MIPS Review - Instruction Formats



MT Review

REGISTER NAME, NUMI

NAME	NUMBER
\$zero	0
\$at	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu	I R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 _{hex}
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}
Load Halfword Unsigned	lhu	I R[rt] = {16'b0, M[R[rs] +SignExtImm](15:0)}	(2) 25 _{hex}
Load Linked	ll	I R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 _{hex}
Load Upper Imm.	lui	I R[rt] = {imm, 16'b0}	f _{hex}
Load Word	lw	I R[rt] = M[R[rs]+SignExtImm]	(2) 23 _{hex}
Nor	nor	R R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}

Convert hex to MIPS or vice versa (from last semester's final exam!)

i) lw \$s0, 0(\$a0)

ii) 0x02021021

MT Review

REGISTER NAME, NUMI

NAME	NUMBER
\$zero	0
\$at	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu	I R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 _{hex}
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}
Load Halfword Unsigned	lhu	I R[rt] = {16'b0, M[R[rs] + SignExtImm](15:0)}	(2) 25 _{hex}
Load Linked	ll	I R[rt] = M[R[rs] + SignExtImm]	(2,7) 30 _{hex}
Load Upper Imm.	lui	I R[rt] = {imm, 16'b0}	f _{hex}
Load Word	lw	I R[rt] = M[R[rs] + SignExtImm]	(2) 23 _{hex}
Nor	nor	R R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}

Convert hex to MIPS or vice versa (from last semester's final exam!)

i) lw \$s0, 0(\$a0)

0x8c900000

ii) 0x02021021


addu \$v0 \$s0 \$v0

MIPS Review - Branching

- j pseudodirect addressing
 $PC = \{PC+4\}(31:28) + \text{target address} \ll 2$
- jr register addressing
 full 32 bit address stored in rs
- beq/bne PC-relative addressing
 $PC = PC + 4 + \text{imm} \ll 2$
- lw/lb/sw/sb base displacement addressing
 (register) + immediate

Jump - PseudoDirect Addressing

$$PC = \{PC+4\}(31:28) + \text{target address} \ll 2$$



\$PC



We can do this because instructions are word aligned!

MIPS Review - Branching

jr




full 32 bit address stored in $\{rs\}$

beq/bne



$PC = PC + 4 + \text{SignExtImm} \ll 2$

lw/lb/sw/sb



$\{rs\} + \text{SignExtImm}$

MIPS Review - Branching: Range?

j 2^{26} instructions;
 max 2^{28} addresses away

jr 2^{32} addresses:
 all of them!

beq/bne 2^{16} instructions;
 max 2^{17} addresses away

lw/lb/sw/sb in either direction
 all again

MT Practice

1) How would J-type instructions be affected (in terms of their “reach” aka how many instructions they can reach) if we relaxed the requirement that instructions be placed on word boundaries, and instead required them to be placed on *half- word* boundaries.

2) Building on the idea from the previous question, give a minor tweak to the MIPS ISA to allow us to use *true absolute addressing* (i.e., maximal “reach”) for all J-type instructions.

MT Practice

1) How would J-type instructions be affected (in terms of their “reach” aka how many instructions they can reach) if we relaxed the requirement that instructions be placed on word boundaries, and instead required them to be placed on *half- word* boundaries.

The range over which we could jump would be cut in half - you would have to allow a way to specify half-words, but you still cannot fit a full instruction in 2 bytes.

2) Building on the idea from the previous question, give a minor tweak to the MIPS ISA to allow us to use *true absolute addressing* (i.e., maximal “reach”) for all J-type instructions.

Only allow jumps to addresses which are multiples of 2^6 (instead of the 2^2 , which comes from word alignment)

MIPS Review - Large Immediates; Extensions

- How do we get from a 16 bit immediate to a 32 bit value?
- Sign Extension:

1111111111111111

1010101111010100

- Zero Extension:

0000000000000000 1010101111010100

MIPS Review - Large Immediates; Extensions

- How do we get from a 16 bit immediate to a 32 bit value?
- Sign Extension:



literally everything
else

- Zero Extension:



all logical instructions

MIPS Review - Unsigned???

addiu

sltu

lbu

lui

MIPS Review - Unsigned???

addiu

no overflow error

sltu

unsigned comparison

lui

just kidding: that u
stands for “upper” :P

lbu

???????

MIPS Review - Unsigned???

lbu base displacement addressing!

lbu \$s0 -4(\$a0)

Actually has two things that need extending:

- the displacement for the address (16 bit imm)
[Signed]
- the byte that we load into a 32 bit register
[Unsigned]

MT Practice

Address

0x 1FCA5870

Instruction

0x 0BFFFFFFF

What address are we jumping to?

MT Practice

Address

0x 1FCA5870

Instruction

0x 0BFFFFFFF

0b 0000 1011 1111 ...

What address are we jumping to?

0x 1FFFFFFC

0b 0001 1111 1111 1111 1100

Assembler Stuff

RISC - Reduced Instruction Set Computing

cheaper hardware, faster computers

Stored Program Concept

Instructions are Data!

CALL Review

C program: `foo.c`

Compiler

Assembly program: `foo.s`

Assembler

Object Code: `foo.o`

Linker

Executable (Machine Language): `a.out`

Loader

Memory

Convert to Assembly Code (MAL)

Replace Pseudoinstructions. Create Machine Code. Replace labels with immediates with Symbol table. requires 2 passes (forward referencing). Creates Relocation Table

`lib.o`

Combines several object files. Updates addresses using Relocation Table Creates Executable Code

Loads to memory and runs it!

MT Practice

Suppose the assembler knew the file line numbers of all labels before it began its first pass over a file, and that every line in the file contains an instruction. Then the assembler would need _____ pass(es) to translate a MAL file, and _____ pass(es) to translate a TAL file. These numbers differ because of _____ (write n/a if they don't differ).

MT Practice

Suppose the assembler knew the file line numbers of all labels before it began its first pass over a file, and that every line in the file contains an instruction. Then the assembler would need 2 pass(es) to translate a MAL file, and 1 pass(es) to translate a TAL file. These numbers differ because of pseudoinstructions (write n/a if they don't differ).