CS 61C: Great Ideas in Computer Architecture

Performance Programming, Technology Trends

Instructor: Alan Christopher
Review of Last Lecture

• Multilevel caches reduce *miss penalty*
  - Standard to have 2-3 cache levels (and split I$/D$)
  - Makes CPI/AMAT calculations more complicated

• Cache design choices change performance parameters and cost
Question: (based on previous midterm question)

Which of the following cache changes will *definitely* increase L1 Hit Time?

(B) Adding unified L2$, which is larger than L1 but smaller than memory

(G) Increasing block size while keeping cache size constant

(P) Increasing associativity while keeping cache size constant

(Y) Switching our replacement policy from LRU to Random
Agenda

• Performance Programming
• Administrivia
• Perf Prog: Matrix Multiply
• Technology Trends
  – The Need for Parallelism
Performance Programming

• Adjust memory accesses in *code* (software) to improve miss rate
• With understanding of how caches work, can revise programs to improve cache utilization
Performance of Loops and Arrays

• Array performance often limited by memory speed

• **Goal:** Increase performance by minimizing traffic from cache to memory
  – Reduce your miss rate by getting better reuse of data already in the cache
  – It is okay to access memory in different orderings as long as you still end up with the correct result

• **Cache Blocking:** “shrink” the problem by performing multiple iterations on smaller chunks that “fit well” in your cache
  – Use Matrix Multiply as an example (Lab 6 and Project 2)
Ex: Looping Performance (1/5)

• We have an array int A[1024] that we want to increment (i.e. A[i]++)
• What does the increment operation look like in assembly?

```assembly
# A --> $s0
lw    $t0,0($s0)
addiu $t0,$t0,1
sw    $t0,0($s0)
addiu $s0,$s0,4
```

Guaranteed hit!
Ex: Looping Performance (2/5)

• We have an array `int A[1024]` that we want to increment (i.e. `A[i]++`)
• What will our miss rate be for a D$ with 1-word blocks? (array not in $ at start)
  – 50% MR because each array element (word) accessed just once
• Can code choices change this?
  – No
Ex: Looping Performance (3/5)

• We have an array int A[1024] that we want to increment (i.e. A[i]++)
• Now for a D$ with 2-word blocks, what are the best and worst miss rates we can achieve?
  - Best: 75% MR via standard incrementation (each block will miss then hit, hit, hit)
  - Code:
    ```
    for(int i=0; i<1024; i++) A[i]++;
    ```
Ex: Looping Performance (4/5)

- We have an array int A[1024] that we want to increment (i.e. A[i]++)
- Now for a D$ with 2-word blocks, what are the best and worst miss rates we can achieve?
  - Worst: 50% MR by skipping elements (assuming D$ smaller than half of array size)
  - Code:
    ```
    for(int i=0; i<1024; i+=2) A[i]++;
    for(int i=1; i<1024; i+=2) A[i]++;  
    ```
Ex: Looping Performance (5/5)

• We have an array `int A[1024]` that we want to increment (i.e. `A[i]++`)

• For an I$ with 1-word blocks, what happens if we don’t use labels/loops?
  – 100% MR, as all instructions are explicitly written out sequentially

• What if we loop by incrementing `i` by 1?
  – Will miss on first pass over code, but should be found in I$ for all subsequent passes
Agenda

• Performance Programming
• Administrivia
• Perf Prog: Matrix Multiply
• Technology Trends
  – The Need for Parallelism
Administrivia

• My OH this week moved to tomorrow from 11am-1pm in 411 Soda
• Midterm: 7/21 @ 5pm in 2050 VLSB
  - Take old exams for practice
  - Double-sided sheet of handwritten notes
  - MIPS Green Sheet provided; no calculators
  - Covers all knowledge, ever
    • Focus on the material up through this Friday's lecture
Agenda

• Performance Programming
• Administrivia
• Perf Prog: Matrix Multiply
• Technology Trends
  – The Need for Parallelism
Matrix Multiplication

\[ C_{ij} = \sum_{k=1}^{n} a_{ik} \cdot b_{kj} \]
Naïve Matrix Multiply

for (i=0; i<N; i++)
  for (j=0; j<N; j++)
    for (k=0; k<N; k++)
      c[i][j] += a[i][k] * b[k][j];

**Advantage:** Code simplicity

**Disadvantage:** Blindly marches through memory and caches
Matrices in Memory (1/2)

• Matrices stored as 1-D arrays in memory
  – Column major:  $A(i,j)$ at $A + i + j \times n$
  – Row major:    $A(i,j)$ at $A + i \times n + j$

• C default is row major

<table>
<thead>
<tr>
<th>Column major:</th>
<th>0</th>
<th>5</th>
<th>10</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>6</td>
<td>11</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>7</td>
<td>12</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>8</td>
<td>13</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>9</td>
<td>14</td>
<td>19</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Row major:</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
</tr>
</tbody>
</table>
Matrices in Memory (2/2)

• How do cache blocks fit into this scheme?
  – Column major matrix in memory:

ROW of matrix (blue) is spread among cache blocks shown in red
Naïve Matrix Multiply (cache view)

# move along rows of A
for i = 1 to n

# move along columns of B
for j = 1 to n

# EACH k loop reads row of A, col of B
# Also read & write c(i,j) n times
for k = 1 to n

c(i,j) = c(i,j) + a(i,k) * b(k,j)

\[ C(i,j) = C(i,j) + A(i,:) \times B(:,j) \]
Linear Algebra to the Rescue (1/2)

• Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix “blocks”)

• For example, multiply two 4×4 matrices:

\[
A = \begin{bmatrix}
a_{11} & a_{12} & a_{13} & a_{14} \\
a_{21} & a_{22} & a_{23} & a_{24} \\
a_{31} & a_{32} & a_{33} & a_{34} \\
a_{41} & a_{42} & a_{43} & a_{44}
\end{bmatrix} = \begin{bmatrix}
A_{11} & A_{12} \\
A_{21} & A_{22}
\end{bmatrix}, \text{ with } B \text{ defined similarly.}
\]

\[
AB = \begin{bmatrix}
(A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\
(A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22})
\end{bmatrix}
\]
Matrices of size $N \times N$, split into 4 blocks of size $r$ ($N=4r$).

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_k A_{2k}B_{k2}$$

- Multiplication operates on small “block” matrices
- Choose size so that they fit in the cache!
Blocked Matrix Multiply

• Blocked version of the naïve algorithm:

\[
\begin{align*}
\text{for}(i = 0; i < N/r; i++) \\
\quad \text{for}(j = 0; j < N/r; j++) \\
\quad \quad \text{for}(k = 0; k < N/r; k++) \\
\quad \quad \quad C[i][j] += A[i][k] \times B[k][j]
\end{align*}
\]

- \( r \times r \) matrix addition
- \( r \times r \) matrix multiplication

- \( r = \) matrix block size (assume \( r \) divides \( N \))
- \( X[i][j] = \) submatrix of \( X \), defined by block row \( i \) and block column \( j \)
# move along block row of A
for i = 1 to N
  # move along block col of B
  for j = 1 to N
    # each k loop reads block of A and B
    # Also read and write block of C
    for k = 1 to N
      C(i,j) = C(i,j) + A(i,k) * B(k,j)
Matrix Multiply Comparison

• Naïve Matrix Multiply
  − $N = 100, 1000$ cache blocks, 1 word/block
  − Youtube: Slow/Fast-forward
  − $\approx 1,020,0000$ cache misses

• Blocked Matrix Multiply
  − $N = 100, 1000$ cache blocks, 1 word/block, $r = 30$
  − Youtube: Slow/Fast-forward
  − $\approx 90,000$ cache misses
Maximum Block Size

• Blocking optimization only works if the blocks fit in cache
  – Must fit 3 blocks of size $r \times r$ in memory (for A, B, and C)

• For cache of size $M$ (in elements/words), we must have $3r^2 \approx M$, or $r \approx \sqrt{(M/3)}$

• Ratio of cache misses unblocked vs. blocked up to $\approx \sqrt{M}$ (play with sizes to optimize)
  – From comparison: ratio was $\approx 11$, $\sqrt{M} = 31.6$
Technology Break
Agenda

• Performance Programming
• Administrivia
• Perf Prog: Matrix Multiply
• Technology Trends
  – The Need for Parallelism
Six Great Ideas in Computer Architecture

1. Layers of Representation/Interpretation
2. Moore’s Law
3. Principle of Locality/Memory Hierarchy
4. Parallelism
5. Performance Measurement & Improvement
6. Dependability via Redundancy
What does improving technology look like?
Tech Cost: Successive Generations

Cost

Gen 1

Gen 2

Gen 3

Time

$
Tech Performance over Time

- Gen 1
- Gen 2
- Gen 3

Performance vs. Time
Moore’s Law

“The complexity for minimum component costs has increased at a rate of roughly a factor of two per year. ...That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000.” (from 50 in 1965)

Gordon Moore, “Cramming more components onto integrated circuits,” *Electronics*, Volume 38, Number 8, April 19, 1965

“Integrated circuits will lead to such wonders as home computers--or at least terminals connected to a central computer--automatic controls for automobiles, and personal portable communications equipment. The electronic wristwatch needs only a display to be feasible today.”
Great Idea #2: Moore’s Law

Predicts: Transistor count per chip doubles every 2 years

Gordon Moore
Intel Cofounder
B.S. Cal 1950
End of Moore’s Law?

• Exponential growth cannot last forever
• More transistors/chip will end during your careers
  – 2020? 2025?
  – (When) will something replace it?
• It’s also a law of investment in equipment as well as increasing volume of integrated circuits that need more transistors per chip
Computer Technology: Growing, But More Slowly

• Processor
  - Speed 2x / 1.5 years (since ’85-’05) [slowing!]
  - Now +2 cores / 2 years
  - When you graduate: 3-4 GHz, 6-8 Cores in client, 10-16 in server

• Memory (DRAM)
  - Capacity: 2x / 2 years (since ’96) [slowing!]
  - Now 2X/3-4 years
  - When you graduate: 8-16 GigaBytes

• Disk
  - Capacity: 2x / 1 year (since ’97)
  - 250X size last decade
  - When you graduate: 6-12 TeraBytes

• Network
  - Core: 2x every 2 years
  - Access: 100-1000 mbps from home, 1-10 mbps cellular
Memory Chip Size

Growth in memory capacity slowing
Uniprocessor Performance

Improvements in processor performance have slowed.
Limits to Performance: Faster Means More Power
Dynamic Power

- Power = $C \times V^2 \times f$
  - Proportional to capacitance, voltage$^2$, and frequency of switching

- What is the effect on power consumption of:
  - “Simpler” implementation (fewer transistors)? $\downarrow$
  - Reduced voltage? $\downarrow \downarrow$
  - Increased clock frequency? $\uparrow$
Multicore Helps Energy Efficiency

- \( \text{Power} = C \times V^2 \times f \)

From: William Holt, HOT Chips 2005
Parallelism - The Challenge

• Only path to performance is parallelism
  – Clock rates flat or declining

• Key challenge is to craft parallel programs that have high performance on multiprocessors as the number of processors increase – i.e. that scale
  – Scheduling, load balancing, time for synchronization, overhead for communication

• Project #2: fastest power iteration (related to matmul) code on 8 processor (cores) computers
Summary

• Performance programming
  – With understanding of your computer’s architecture, can optimize code to take advantage of your system’s cache
  – Especially useful for loops and arrays
  – “Cache blocking” will improve speed of Matrix Multiply with appropriately-sized blocks

• Processors have hit the power wall, the only option is to go parallel