# CS 61C: Great Ideas in Computer Architecture

# Functional Units, Finite State Machines

**Instructor:** Justin Hsia

#### Review of Last Lecture


- Synchronous Digital Systems
  - Pulse of a Clock controls flow of information
  - All signals are seen as either 0 or 1
- Hardware systems are constructed from Stateless
   Combinational Logic and Stateful "Memory"
   Logic (registers)
- Combinational Logic: equivalent circuit diagrams, truth tables, and Boolean expressions
  - Boolean Algebra allows minimization of gates
- State registers implemented from Flip-flops

#### Dealing with Waveform Diagrams


- Easiest to start with CLK on top
  - Solve signal by signal, from inputs to outputs
  - Can only draw the waveform for a signal if all of its input waveforms are drawn
- When does a signal update?
  - A state element updates based on CLK triggers
  - A combinational element updates ANY time ANY of its inputs changes



**Example:** T = 10 ns.  $t_{setup} = t_{hold} = 0$ .  $t_{clk-to-q} = 1$  ns.  $t_{prop} = 1$  ns for all gates. Each "tick" below is 1 ns. *Solve for the waveform of the output Y.* 




### Hardware Design Hierarchy



## Agenda


- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
  - Adder/Subtracter

#### Model for Synchronous Systems




- Collection of Combinational Logic blocks separated by registers
  - Feedback is optional depending on application
- Clock (CLK): square wave that synchronizes the system
  - Clock signal connects only to clock input of registers
- Register: several bits of state that samples input on rising edge of CLK

#### **Accumulator Revisited**



...Again

- reset signal shown
- In practice X might not arrive to the adder at the same time as S<sub>i-1</sub>
- S<sub>i</sub> temporarily is wrong, but register always captures correct value
- In good circuits, instability never
   happens around rising edge of clk




#### Register Timing Terms (Review)

- Setup Time: how long the input must be stable before the CLK trigger for proper input read
- Hold Time: how long the input must be stable after the CLK trigger for proper input read
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the CLK trigger

## Where Does Timing Come From?


Example D flip-flop implementation:



 Changing the D signal around the time E (CLK) changes can cause unexpected behavior


#### Maximum Clock Frequency

- What is the max frequency of this circuit?
  - Limited by how much time needed to get correct
     Next State to Register




#### The Critical Path

- The critical path is the longest delay between any two registers in a circuit
- The clock period must be longer than this critical path, or the signal will not propagate properly to that next register




#### Pipelining and Clock Frequency (1/2)

- Clock period limited by propagation delay of adder and shifter
  - Add an extra register to reduce the critical path!




#### Timing:



#### Pipelining and Clock Frequency (2/2)

- Extra register allows higher clock freq (more outputs per sec)
- However, takes two (shorter) clock cycles to produce first output (higher latency for initial output)



#### **Pipelining Basics**


- By adding more registers, break path into shorter "stages"
  - Aim is to reduce critical path
  - Signals take an additional clock cycle to propagate through each stage
- New critical path must be calculated
  - Affected by placement of new pipelining registers
  - Faster clock rate → higher throughput (outputs)
  - More stages → higher startup latency
- Pipelining tends to improve performance
  - More on this (application to CPUs) next week



Question: Want to run on 1 GHz processor.

 $t_{add} = 100 \text{ ps. } t_{mult} = 200 \text{ ps. } t_{setup} = t_{hold} = 50 \text{ ps.}$ 

What is the maximum  $t_{clk-to-q}$  we can use?



- (A) 550 ps
- (B) **750** ps
- (C) 500 ps
- (D) 700 ps

#### Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
  - Adder/Subtracter

#### Administrivia

- Midterm re-grade requests due today
  - We will re-grade the entire test
- Project 2 Part 2 will be posted today
- HW5 posted today, due Thu Aug. 1


## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
  - Adder/Subtracter

#### Logisim


- Open-source (i.e. free!) "graphical tool for designing and simulating logic circuits"
  - Runs on Java on any computer
  - Download to your home computer via class login or the Logisim website (we are using version 2.7.1)
- No programming involved
  - Unlike Verilog, which is a hardware description language (HDL)
  - Click and drag; still has its share of annoying quirks
- http://ozark.hendrix.edu/~burch/logisim/

#### Gates in Logisim




### Registers in Logisim

- Flip-flops and Registers in "Memory" folder
- 8-bit accumulator:



# Wires in Logisim


Click and drag on existing port or wire



## Common Mistakes in Logisim

- Connecting wires together
  - Crossing wires vs. connected wires
- Losing track of which input is which
  - Mis-wiring a block (e.g. CLK to Enable)
  - Grabbing wrong wires off of splitter

#### • Errors:



## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
  - Adder/Subtracter

# Finite State Machines (FSMs)

STATEZ

STATE 3

IV/OUT

26

- You may have seen FSMs in other classes
- Function can be represented with a state transition diagram
- With combinational logic and registers, any FSM can be implemented IN/OUT

in hardware!


STATE 1

#### **FSM Overview**

- An FSM (in this class) is defined by:
  - A set of *states* S (circles)
  - An initial state s<sub>0</sub> (only arrow not between states)
  - A transition function that maps from the current input and current state to the output and the next state
     (arrows between states)
- State transitions are controlled by the clock:
  - On each clock cycle the machine checks the inputs and generates a new state (could be same) and new output


### Example: 3 Ones FSM

FSM to detect 3 consecutive 1's in the Input



# Hardware Implementation of FSM

- Register holds a representation of the FSM's state
  - Must assign a unique bit pattern for each state
  - Output is present/current state (PS/CS)
  - Input is next state (NS)
- Combinational Logic implements transition function (state transitions + output)




7/25/2013

## FSM: Combinational Logic

Read off transitions into Truth Table!

Inputs: Current State (CS) and Input (In)

Outputs: Next State (NS) and Output (Out)



CS	In	NS	Out
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

Implement logic for EACH output (2 for NS, 1 for Out)

# Unspecified Output Values (1/2)

- Our FSM has only 3 states
  - 2 entries in truth table are undefined/unspecified
- Use symbol 'X' to mean it can be either a 0 or 1
  - Make choice to simplify final expression

CS	In	NS	Out
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1
11	0	XX	X
11	1	XX	X

# Unspecified Output Values (2/2)

- Let's find expression for NS<sub>1</sub>
  - Recall: 2-bit output is just a2-bit bus, which is just 2 wires
- Boolean algebra: Differs by 2

$$-NS_1 = CS_1'CS_0In + CS_1CS_0In'$$

$$+CS_1CS_0In$$
Is neighbor

 $-NS_1 = CS_0In$ 

Karnaugh Map:

$$-NS_1 = CS_0In$$

00	0	00	0
00	1	01	0
01	0	00	0
01	1	<b>1</b> 0	0
10	0	00	0
10	1	00	1
11	0	XX	Χ
11	1	XX	Х

In

CS


NS

Out

CS	5			
In	00	01	11	10
0	0	0	Х	0
1	0		X	0

#### 3 Ones FSM in Hardware

- 2-bit **Register** needed for state
- CL:  $NS_1 = CS_0In$ ,  $NS_0 = CS_1'CS_0'In$ , Out =  $CS_1In$




## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
  - Adder/Subtracter

# Data Multiplexor


- Multiplexor ("MUX") is a selector
  - Place one of multiple inputs onto output (N-to-1)
- Shown below is an n-bit 2-to-1 MUX
  - Input S selects between two inputs of n bits each



This input is passed to output if selector bits match shown value

#### Implementing a 1-bit 2-to-1 MUX

#### Schematic:



• Truth Table:

S	a	b	С	L
0	0	0	0	
0	0	1	0	• (
0	1	0	1	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	0	
1	1	1	1	
Summer 2013 Lecture #19				

#### Boolean Algebra:

$$c = \overline{s}a\overline{b} + \overline{s}ab + s\overline{a}b + sab$$


$$= \overline{s}(a\overline{b} + ab) + s(\overline{a}b + ab)$$

$$= \overline{s}(a(\overline{b} + b)) + s((\overline{a} + a)b)$$

$$= \overline{s}(a(1) + s((1)b))$$


$$= \overline{s}a + sb$$

#### Circuit Diagram:



# 1-bit 4-to-1 MUX (1/2)

• Schematic:




- Truth Table: How many rows? 26
- Boolean Expression:

$$e = s_1's_0'a + s_1's_0b + s_1s_0'c + s_1s_0d$$


# 1-bit 4-to-1 MUX (2/2)

- Can we leverage what we've previously built?
  - Alternative hierarchical approach:



## Subcircuits Example

- Logisim equivalent of procedure or method
  - Every project is a hierarchy of subcircuits



#### Get To Know Your Instructor


## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
  - Adder/Subtracter

# Arithmetic and Logic Unit (ALU)


- Most processors contain a special logic block called the "Arithmetic and Logic Unit" (ALU)
  - We'll show you an easy one that does ADD, SUB, bitwise AND, and bitwise OR

• Schematic:



when S=00, R = A + Bwhen S=01, R = A - Bwhen S=10, R = A AND B when S=11, R = A OR B

## Simple ALU Schematic




## Adder/Subtractor: 1-bit LSB Adder

$a_0$	$b_0$	$s_0$	$c_1$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Carry-out bit

$$s_0 = a_0 \text{ XOR } b_0$$
  
 $c_1 = a_0 \text{ AND } b_0$ 

## Adder/Subtractor: 1-bit Adder




Here defining XOR of many inputs to be 1 when an *odd* number of inputs are 1


$$egin{array}{c|ccccc} a_i & b_i & c_i & s_i & c_{i+1} \\ \hline 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 \\ \hline \end{array}$$

$$s_i = XOR(a_i, b_i, c_i)$$
  
 $c_{i+1} = MAJ(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$ 

## Adder/Subtractor: 1-bit Adder

#### • Circuit Diagrams:






$$s_i = XOR(a_i, b_i, c_i)$$
  
 $c_{i+1} = MAJ(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$ 


#### N x 1-bit Adders $\rightarrow$ N-bit Adder

Connect CarryOut<sub>i-1</sub> to CarryIn<sub>i</sub> to chain adders:



### Two's Complement Adder/Subtractor

Subtraction accomplished by adding negated number:



## **Detecting Overflow**

- Unsigned overflow
  - On addition, if carry-out from MSB is 1
  - On subtraction, if carry-out from MSB is 0
    - This case is a lot harder to see than you might think
- Signed overflow
  - 1) Overflow from adding "large" positive numbers
  - 2) Overflow from adding "large" negative numbers

## Signed Overflow Examples (4-bit)

- Overflow from two positive numbers:
  - 0111 + 0111, 0111 + 0001, 0100 + 0100.
  - Carry-out from the 2<sup>nd</sup> MSB (but not MSB)
    - pos + pos ≠ neg
- Overflow from two negative numbers:
  - 1000 + 1000, 1000 + 1111, 1011 + 1011.
  - Carry-out from the MSB (but not 2<sup>nd</sup> MSB)
    - neg + neg ≠ pos
- Expression for signed overflow: C<sub>n</sub> XOR C<sub>n-1</sub>

## Summary

- Critical path constrains clock rate
  - Timing constants: setup, hold, and clk-to-q times
  - Can adjust with extra registers (pipelining)
- Finite State Machines extremely useful
  - Can implement systems with Register + CL
- Use MUXes to select among input
  - S input bits selects one of 2<sup>S</sup> inputs
  - Each input is a bus n-bits wide
- Build n-bit adder out of chained 1-bit adders
  - Can also do subtraction with additional SUB signal


# BONUS SLIDES

You are responsible for the material contained on the following slides, though we may not have enough time to get to them in lecture.

They have been prepared in a way that should be easily readable and the material will be touched upon in the following lecture.

## **Direct-Mapped Cache Internals**

Four words/block, cache size = 1 Ki words



## 4-Way Set Associative Cache

•  $2^8 = 256$  sets each with four slots for blocks

