

Memory Caching

- Mismatch between processor and memory speeds leads us to add a new level: a memory cache
- Implemented with same IC processing technology as the CPU (usually integrated on same chip): faster but more expensive than DRAM memory.
- Cache is a copy of a subset of main memory.
- Most processors have separate caches

for instructions and data.

Cal

Memory Hierarchy

- If level closer to Processor, it is:
 - Smaller
 - Faster

Cal

- More expensive
- subset of lower levels (contains most recently used data)
- Lowest Level (usually disk) contains all available data (does it go beyond the disk?)
- Memory Hierarchy presents the processor with the illusion of a very large & fast memory

N	lemory Hierarchy Analogy: Library (1/2)
•	You're writing a term paper (Processor) at a table in Doe
•	Doe Library is equivalent to disk
	 essentially limitless capacity very slow to retrieve a book
•	Table is main memory • smaller capacity: means you must return book when table fills up
	• easier and faster to find a book there once

easier and faster to find a book there onc you've already retrieved it

Memory Hierarchy Analogy: Library (2/2)

- Open books on table are cache
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - much, much faster to retrieve data
- Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
- Also keep as many books on table as possible, since faster than going to library

Memory Hierarchy Basis

- Cache contains copies of data in memory that are being used.
- Memory contains copies of data on disk that are being used.
- Caches work on the principles of temporal and spatial locality.
 - Temporal Locality: if we use it now, chances are we'll want to use it again soon.
 - Spatial Locality: if we use a piece of memory, chances are we'll use the neighboring pieces soon.

Huddleston, Summer 2009 © UCB

CS61C L11 Caches (1

Cal

Huddleston, Summer 2009 © UCB

Direct-Mapped Cache (1/4)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache
 - Block is the unit of transfer between cache and memory

Cache Design

- How do we organize cache?
- Where does each memory address map to?
 - (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- How do we know which elements are in cache?

Huddleston, Summer 2009 © UCB

How do we quickly locate them?


Administrivia


CS61C L11 Caches (10)


al

Cal

- Project 4 (on Caches) will be in optional groups of two.
- Jeremy's OH today canceled
 - I will have OH on Friday, time will be posted on the newsgroup
- HW7 due tomorrow
- You MUST have a discussion with your TA in lab tomorrow for credit







Issues with Direct-Mapped

- Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Answer: divide memory address into three fields

	tttttttttttttt	1111111111	0000
2	tag to check if have correct block		byte offset within block
5	CS61C L11 Caches (18)		Huddleston, Summer 2009 © L

Direct-Mapped Cache Terminology

- All fields are read as unsigned integers.
- Index
- specifies the cache index (which "row"/block of the cache we should look in)
- Offset
- once we've found correct block, specifies which byte within the block we want
- Tag
 - the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location


Cal "

Cal

CS61C | 11 Caches (22)

Direct-Mapped Cache Example (3/3)

- Tag: use remaining bits as tag
- tag length = addr length offset index
 - = 32 1 2 bits
 - = 29 bits
- so tag is leftmost 29 bits of memory address
- Why not full 32 bit address as tag?
- All bytes within block need same address (4b)
- Index must be same for every address within a block, so it's redundant in tag check, thus can leave off to save memory (here 10 bits)




Direct-Mapped Cache Example (1/3)

- Suppose we have a 8B of data in a directmapped cache with 2 byte blocks
 Sound familiar?
- Determine the size of the tag, index and offset fields if we're using a 32-bit architecture
- Offset
 - need to specify correct byte within a block
 - block contains 2 bytes
 = 2¹ bytes
- need 1 bit to specify correct byte

CS61C L

Huddleston, Summer 2009 © UCB

- Caching Terminology
- When reading memory, 3 things can happen:
 - cache hit: cache block is valid and contains proper address, so read desired word
 - cache miss: nothing in cache in appropriate block, so fetch from memory
- cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)




Direct-Mapped Cache Example (2/3)


- Index: (~index into an "array of blocks")
 - need to specify correct block in cache
 - cache contains 8 B = 2³ bytes
 - block contains 2 B = 2¹ bytes
 - # blocks/cache


al


- = <u>bytes/cache</u> bytes/block
- = 2³ bytes/cache 2¹ bytes/block
- = 2² blocks/cache
- need 2 bits to specify this many blocks


nmer 2009 © UCB
































4. Read 0x00008014 = 010 0001 0100 • 000000000000000000000000000000000						
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0 0	0	d	С	b	а	
1 1 2 3 1 3 4 5 6 7	0	h	g	f	е	
4 (5 (D					
6 (7 (
1022						
CST (L11 Caches (3)) Huddleston, Summer 209 C UCB						

(Cache Block 1 Tag does not match (0 != 2)							
• <u>000000000000000000000000000000000000</u>								
Ind	ex	Tag/	0xc-f	0x8-b	0x4-7	0x0-3		
Õ	0	7						
1	1	<u>0</u> ′	d	С	b	a		
2	1	0	h	a	4	e		
3	0	0	- 11	y		e		
5	Ō							
1234567	0							
7	0							
102								
102	230							
CS81C L11 Caches (40) Huddleston, Summer 2009 © UCB								

What to do on a write hit?

Write-through

- update the word in cache block and corresponding word in memory
- Write-back
 - update word in cache block
 - allow memory word to be "stale"
- ⇒ add 'dirty' bit to each block indicating that memory needs to be updated when block is replaced
- \Rightarrow OS flushes cache before I/O...
- Performance trade-offs?

• <u>000000000000000000000000000000000000</u>						
ndex Tag	0xc-f	0x8-b	0x4-7	0x0-3		
0 0						
$\frac{1}{2}$ $\frac{1}{0}$		k	i	i		
3 11 0	h	a	f	е		
4 0						
1 1 2 2 0 3 1 0 4 0 5 0 6 0 7 0						
6 0 7 0						
/	•					
L0220						
R A	•					

Miss as replace block 1 with new data 8 tes

Types of Cache Misses (1/2)

- "Three Cs" Model of Misses
- 1st C: Compulsory Misses

Cal

- occur when a program is first started
- cache does not contain any of that program's data yet, so misses are bound to occur
- can't be avoided easily, so won't focus on these in this course

So read Cache Block 1, Data is Valid Valie 0x4 - 70x8-b $0 \times 0 - 3$ 0xc-f Index Tag 0 <u>1</u> 2 3 Ĭ 0 h 1 0 h a е 4 5 6 7 10 1023

And return word J						
• 000000000000000000000000000000000000						
Inde			0xc-f	0x8-b	$0 \times 4 - 7$	/ 0x0-3
0	0	0				
1	1	2		k		P i
2	1	0	h	a	f	e
4	0			м		
5	0					
1 2 3 4 5 6 7	0					
7	0					
1022	0					
1023	0					
CS61C L11 Caches (42) Huddleston, Summer 2009 № UCB						

Types of Cache Misses (2/2)

- 2nd C: Conflict Misses
 - miss that occurs because two distinct memory addresses map to the same cache location
 - two blocks (which happen to map to the same location) can keep overwriting each other
 - big problem in direct-mapped caches
- how do we lessen the effect of these?
- Dealing with Conflict Misses
 - Solution 1: Make the cache size bigger
 Fails at some point
- Solution 2: Multiple distinct blocks can fit in the same cache Index?



Fully Associative Cache (1/3) Memory address fields: • Tag: same as before offset: same as before Index: non-existant What does this mean? • no "rows": any block can go anywhere in the cache • must compare with all tags in entire cache to see if data is there Cal

Final Type of Cache Miss

3rd C: Capacity Misses

- miss that occurs because the cache has a limited size
- miss that would not occur if we increase the size of the cache
- sketchy definition, so just get the general idea
- This is the primary type of miss for Fully Associative caches.

N-Way Set Associative Cache (2/3)

Basic Idea


Cal

Cal

- cache is direct-mapped w/respect to sets
- each set is fully associative with N blocks in it
- Given memory address:
 - Find correct set using Index value.
- Compare Tag with all Tag values in the determined set.
- If a match occurs, hit!, otherwise a miss.
- Finally, use the offset field as usual to find the desired data within the block.

Fully Associative Cache (2/3)

Fully Associative Cache (e.g., 32 B block) compare tags in parallel



N-Way Set Associative Cache (1/3)

- Tag: same as before
- Offset: same as before
- Index: points us to the correct "row" (called a set in this case)
- So what's the difference?
- each set contains multiple blocks
- once we've found correct set, must compare with all tags in that set to find our data

N-Way Set Associative Cache (3/3)


- What's so great about this?
 - even a 2-way set assoc cache avoids a lot of conflict misses
 - hardware cost isn't that bad: only need N comparators
- In fact, for a cache with M blocks,
 - it's Direct-Mapped if it's 1-way set assoc
 - it's Fully Assoc if it's M-way set assoc
 - so these two are just special cases of the more general set associative design

Fully Associative Cache (3/3)

- Benefit of Fully Assoc Cache
 - No Conflict Misses (since data can go anywhere)
- Drawbacks of Fully Assoc Cache
 - Need hardware comparator for every single entry: if we have a 64KB of data in cache with 4B entries, we need 16K comparators: infeasible

Huddleston, Summer 2009 © UCB

Associative Cache Example Cache Memory Index Address Memory A Here's a simple 2-way set associative cache.



- Memory address fields:

Cal CSEIC L11 Cache

Cal


Block Replacement Policy

Direct-Mapped Cache

 index completely specifies position which position a block can go in on a miss

- N-Way Set Assoc
 - index specifies a set, but block can occupy any position within the set on a miss
- Fully Associative
 - block can be written into any position
- Question: if we have the choice, where should we write an incoming block?
- If there are any locations with valid bit off (empty), then usually write the new block into the first one.
- If all possible locations already have a valid block, we must
- pick a replacement policy: rule by which we determine

which block gets "cached out" on a miss.



And in Conclusion...

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy:
- each successively lower level contains "most used" data from next higher level
- exploits temporal & spatial locality
- do the common case fast, worry less about the exceptions (design principle of MIPS)
- Locality of reference is a Big Idea

Block Replacement Policy: LRU

- LRU (Least Recently Used)
 - Idea: cache out block which has been accessed (read or write) least recently
 - Pro: temporal locality ⇒ recent past use implies likely future use: in fact, this is a very effective policy
 - Con: with 2-way set assoc, easy to keep track (one LRU bit); with 4-way or greater, requires complicated hardware and much time to keep track of this

Block Replacement Example

 We have a 2-way set associative cache with a four word total capacity and one word blocks. We perform the following word accesses (ignore bytes for this problem):


0, 2, 0, 1, 4, 0, 2, 3, 5, 4


Improving Miss Penalty

 How many hits and how many misses will there be for the LRU block replacement policy?

Big Idea

- How to choose between associativity, block size, replacement & write policy?
- Design against a performance model
 Minimize: Average Memory Access Time
 Hit Time
 - + Miss Penalty x Miss Rate
 - influenced by technology & program behavior
- Create the illusion of a memory that is large, cheap, and fast - on average
- How can we improve miss penalty?





Solution: another cache between memory and the processor cache: <u>Second Level (L2) Cache</u>

And in Conclusion						
 Mechanism for transparent movement of data among levels of a storage hierarchy set of address/value bindings address ⇒ index to set of candidates compare desired address with tag service hit or miss load new block and binding on miss 						
address: tag index offset 000000000000000000000000000000000000						
Valid						
Tag / 0xc-f 0x8-b 0x4-7	0x0-3					
	а					
$\begin{array}{c c} 0 \\ 1 \\ 2 \\ 3 \end{array}$	a					
3						

And in Conclusion...

- We've discussed memory caching in detail. Caching in general shows up over and over in computer systems
 - Filesystem cache, Web page cache, Game databases / tablebases, Software memoization, Others?
- Big idea: if something is expensive but we want to do it repeatedly, do it once and cache the result.
- Cache design choices:
 - Size of cache: speed v. capacity
 - Block size (i.e., cache aspect ratio)
 - Write Policy (Write through v. write back
 - Associativity choice of N (direct-mapped v. set v. fully associative)
 Block replacement policy
 - 2nd level cache?
- 3rd level cache?


Use performance model to pick between choices, depending on programs, technology, budget, ...



Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation







Block Size Tradeoff (1/3)

Cal

Benefits of Larger Block Size

- Spatial Locality: if we access a given word, we're likely to access other nearby words soon
- Very applicable with Stored-Program Concept: if we execute a given instruction, it's likely that we'll execute the next few as well
- Works nicely in sequential array accesses too





Accessing data in a direct mapped cache Memory Address (hex) Value of Word Ex.: 16KB of data, direct-mapped, 0000010 4 word blocks 00000014 Can you work out 00000018 000001C height, width. area? 0000030 **Read 4 addresses** 00000034 1. 0x0000014 00000038 000003cl 2. 0x000001C 3. 0x0000034 00008010 4. 0x00008014 00008014 00008018 Memory vals here: 0000801C ••• +++ Huddleston, Summer 2009 © UCB

Answers		
• 0x0000030 a <u>hit</u>	Men Address (hex)	
Index = 3, Tag matches,	Address (nex)	value of word
Offset = 0, value = e	00000010	а
·	00000014	b
■ 0x0000001c a <u>miss</u>	0000018	C
Index = 1, Tag mismatch,	0000001C	d
so replace from memory	,	
Offset = 0xc, value = d	0000030	е
- Since reade values	0000034	f
 Since reads, values 	0000038	q
must = memory values	0000003Cl	h
whether or not cached		
- 0.00000000 = 0	00008010	
□ 0x0000030 = e		
• 0x000001c = d	00008018 0000801C	
CS61C L11 Caches (69)		Huddleston, Summer 2009

Block Size Tradeoff (2/3)

- Drawbacks of Larger Block Size
 - Larger block size means larger miss penalty
 - on a miss, takes longer time to load a new block from next level
 - If block size is too big relative to cache size, then there are too few blocks
 - Result: miss rate goes up
- In general, minimize

Cal

Average Memory Access Time (AMAT)


= Hit Time + Miss Penalty x Miss Rate

Block Size Tradeoff (3/3)

- Hit Time
 - time to find and retrieve data from current level cache
- Miss Penalty
 - average time to retrieve data on a current level miss (includes the possibility of misses on successive levels of memory hierarchy)
- Hit Rate
 - % of requests that are found in current level cache








- Assume
 - Hit Time = 1 cycle
 - Miss rate = 5%
 - Miss penalty = 20 cycles
 - Calculate AMAT...
- Avg mem access time
 - $= 1 + 0.05 \times 20$
 - = 1 + 1 cycles
 - = 2 cycles


Cal

Cal

Example: with L2 cache

- Assume
 - L1 Hit Time = 1 cycle
 - L1 Miss rate = 5%
 - L2 Hit Time = 5 cycles
 - L2 Miss rate = 15% (% L1 misses that miss)
 - L2 Miss Penalty = 200 cycles
- L1 miss penalty = 5 + 0.15 * 200 = 35
- Avg mem access time = 1 + 0.05 x 35 = 2.75 cycles





More places in the cache to put each block of memory – associativity


- fully-associative
- any block any line
- N-way set associated
- N places for each block
- direct map: N=1




Assume

Cal

- L1 Miss rate = 5%
- L1 Miss Penalty = 200 cycles
- Avg mem access time = 1 + 0.05 x 200 = 11 cycles
- 4x faster with L2 cache! (2.75 vs. 11)



Typical Scale	
• L1	
size: tens of KB	
hit time: complete in one closed	ck cycle
miss rates: 1-5%	
• L2:	
size: hundreds of KB	
hit time: few clock cycles	
• miss rates: 10-20%	
 L2 miss rate is fraction of L 	1 misses that
also miss in L2	
C □ why so high?	
CS61C L11 Caches (78)	Huddleston, Summer 2009 © UCB



- L1 Hit Time = 1 cycle

