

Processor Performance

- Can we estimate the clock rate (frequency) of our single-cycle processor? We know:
 - 1 cycle per instruction
 - lw is the most demanding instruction.
 - · Assume these delays for major pieces of the
 - Instr. Mem, ALU, Data Mem : 2 ns each, regfile 1 ns
 - Instruction execution requires: 2 + 1 + 2 + 2 + 1 = 8 ns
 - ⇒ 125 MHz
- What can we do to improve clock rate?
- · Will this improve performance as well?
- We want increases in clock rate to result in programs executing quicker.

Gotta Do Laundry

 Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away



· Washer takes 30 minutes



Dryer takes 30 minutes





"Folder" takes 30 minutes



"Stasher" takes 30 minutes to put









General Definitions


clothes into drawers


- Latency: time to completely execute a certain task
 - · for example, time to read a sector from disk is disk access time or disk latency
- Throughput: amount of work that can be done over a period of time











Steps in Executing MIPS

- 1) IFtch: Instruction Fetch, Increment PC
- 2) <u>Dcd</u>: Instruction <u>Decode</u>, Read Registers
- 3) Exec:

Mem-ref: Calculate Address Arith-log: Perform Operation

4) <u>Mem</u>:

Load: Read Data from Memory Store: Write Data to Memory

5) <u>WB</u>: <u>W</u>rite Data <u>B</u>ack to Register

Huddleston, Summer 2009 © UCB

Graphical Pipeline Representation (In Reg, right half highlight read, left half write) Time (clock cycles) I n s t Add r. Store O Sub r d Or

Administrivia • Midterm Solutions • Regrade Requests • HW7 (Design Document)

Pipelined Execution Representation

Time

IFtch Dcd Exec Mem WB

 Every instruction must take same number of steps, also called pipeline "stages", so some will go idle sometimes

al

Huddleston, Summer 2009 © UCB

Example


- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instruction rate
- Nonpipelined Execution:
 - •1w: IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
 - add: IF + Read Reg + ALU + Write Reg
 = 2 + 1 + 2 + 1 = 6 ns
 (recall 8ns for single-cycle processor)
- Pipelined Execution:
- Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns

al

Huddleston Summer 2009 (


Problems for Pipelining CPUs

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
 - Structural hazards: HW cannot support some combination of instructions (single person to fold and put clothes away)
 - Control hazards: Pipelining of branches causes later instruction fetches to wait for the result of the branch
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- These might result in pipeline stalls or "bubbles" in the pipeline.



Structural Hazard #1: Single Memory (2/2)


- Solution:
 - · infeasible and inefficient to create second memory
 - · (We'll learn about this more next week)
 - · so simulate this by having two Level 1 Caches (a temporary smaller [of usually most recently used copy of memory)
 - · have both an L1 Instruction Cache and an L1 Data Cache
 - need more complex hardware to control when both caches miss



Structural Hazard #2: Registers (2/2)

- Two different solutions have been used:
 - 1) RegFile access is VERY fast: takes less than half the time of ALU stage
 - Write to Registers during first half of each clock cycle
 - Read from Registers during second half of each clock cycle
 - 2) Build RegFile with independent read and write ports
- Result: can perform Read and Write during same clock cycle

Control Hazard: Branching (1/8)



Control Hazard: Branching (2/8)

- We had put branch decision-making hardware in ALU stage
 - therefore two more instructions after the branch will always be fetched, whether or not the branch is taken
- Desired functionality of a branch

Control Hazard: Branching (5/8)

- · if we do not take the branch, don't waste any time and continue executing normally
- · if we take the branch, don't execute any instructions after the branch, just go to the desired label



Control Hazard: Branching (3/8)

- Initial Solution: Stall until decision is made
 - · insert "no-op" instructions (those that accomplish nothing, just take time) or hold up the fetch of the next instruction (for 2 cycles).
 - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)


Control Hazard: Branching (4/8)


- Optimization #1:
 - · insert special branch comparator in Stage 2
 - · as soon as instruction is decoded (Opcode identifies it as a branch), immediately make a decision and set the new value of the PC
 - · Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
 - · Side Note: This means that branches are idle in Stages 3, 4 and 5.



Time (clock cycles) s Instr 1 Instr 2 0 Instr 3 d lnstr 4

Branch comparator moved to Decode stage.






Control Hazard: Branching (7/8)

- Optimization #2: Redefine branches
 - Old definition: if we take the branch, none of the instructions after the branch get executed by accident
 - New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed (called the branch-delay slot)
- The term "Delayed Branch" means we always execute inst after branch
- This optimization is used with MIPS

Control Hazard: Branching (8/8)

- Notes on Branch-Delay Slot
 - Worst-Case Scenario: can always put a no-op in the branch-delay slot
 - Better Case: can find an instruction preceding the branch which can be placed in the branch-delay slot without affecting flow of the program
 - re-ordering instructions is a common method of speeding up programs
 - compiler/assembler must be very smart in order to find instructions to do this
 - usually can find such an instruction at least 50% of the time
 - Jumps also have a delay slot...



Data Hazards (1/2)

Consider the following sequence of instructions

add \$t0, \$t1, \$t2

sub \$t4, \$t0, \$t3


and \$t5, \$t0, \$t6


or \$t7, \$t0, \$t8

xor \$t9, \$t0, \$t10




Huddleston Summer 2009 © UCB






Data Hazard: Loads (1/4)

Dataflow backwards in time are hazards




- · Can't solve all cases with forwarding




Data Hazard: Loads (3/4)

- Instruction slot after a load is called "load delay slot"
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- If the compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)



Summary: Single-cycle Processor

- °5 steps to design a processor
- 1. Analyze instruction set → datapath requirements
- 2. Select set of datapath components & establish clock methodology
- · 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
 - · Formulate Logic Equations
 - · Design Circuits



CS61CL L10 CPU II: Control & Pipel

Huddleston, Summer 2009 ©

Things to Remember

Optimal Pipeline

CS61CL L10 CPU II: Control & Pipeline (56)

- Each stage is executing part of an instruction each clock cycle.
- One instruction finishes during each clock cycle.
- · On average, execute far more quickly.
- · What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.



0 CPU II: Control & Pipeline (59)

Huddleston, Summer 2009 © UCB

"And in Conclusion.."

- Pipeline challenge is hazards
 - · Forwarding helps w/many data hazards
 - Delayed branch helps with control hazard in 5 stage pipeline
 - Load delay slot / interlock necessary
- More aggressive performance:
 - Superscalar
 - · Out-of-order execution



CL L10 CPU II: Control & Pipeline (60)

Huddleston Summer 2009 @

Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation



RTL: The Add Instruction

31 26	21	16	11	6	0
ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add rd, rs, rt

- •MEM[PC] Fetch the instruction from memory
- •R[rd] = R[rs] + R[rt] The actual operation
- •PC = PC + 4 Calculate the next instruction's address



A Summary of the Control Signals (1/2)

 $\frac{inst}{ALUsrc} = \frac{Register\ Transfer}{R[rd] \leftarrow R[rs] + R[rt];\ PC \leftarrow PC + 4}$ $ALUsrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"$

sub $R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4$

ALUsrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"

 $R[rt] \leftarrow R[rs] + zero_ext(Imm16);$ $PC \leftarrow PC + 4$

ALUsrc = Im, Extop = "Z",ALUctr = "OR", RegDst = rt,RegWr, nPC_sel = "+4"


R[rt] ← MEM[R[rs] + sign_ext(Imm16)]; PC ALUsrc = Im, Extop = "sn", ALUctr = "ADD",


MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"


 $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]; \qquad PC \leftarrow F$ ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC sel = "+4"


beq if (R[rs] == R[rt]) then $PC \leftarrow PC + sign_ext(Imm16)] \parallel 00$ else $PC \leftarrow PC + 4$


beq if (R[rs] == R[rt]) then PC \leftarrow PC + sign_ext(Imm16)] || 00 else PC \leftarrow PC +





















Superscalar Laundry: Parallel per stage

6 PM 7 8 9 10 11 12 1 2 AM

7 30 30 30 30 30 Time

(light clothing)
(dark clothing)
(very dirty clothing)
(dark clothing)
(dark clothing)
(dark clothing)
(very dirty clothing)
(very dirty clothing)
(very dirty clothing)



A depends on D: rest continue: need more

More resources. HW to match mix of parallel